



Preliminary
HY5V72D(L/S)M(P) Series
4Banks x4M x 32bits Synchronous DRAM

Document Title
4Bank x 4M x 32bits Synchronous DRAM

Revision History

Revision No.	History	Draft Date	Remark
0.1	Initial Draft	Nov. 2003	Preliminary
0.2	Renew the Part Number HY5V72D(L/S)F(P) series --> HY5V72D(L/S)M(P) series	May 2004	Preliminary

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied.

Rev. 0.2 / May. 2004



Preliminary
HY5V72D(L/S)M(P) Series
4Banks x4M x 32bits Synchronous DRAM

DESCRIPTION

The HY5V72D(L/S)M series is a 536,870,912 CMOS Synchronous DRAM, ideally suited for the Mobile applications which require low power consumption. HY5V72D(L/S)M is organized as 4banks of 4,194,304 x32.

HY5V72D(L/S)M is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTTL.

Programmable options include the length of pipeline (Read latency of 2 and 3), the number of consecutive read or write cycles initiated by a single control command (Burst length of 1,2,4,8, or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined design is not restricted by a `2N` rule.)

FEATURES

Standard SDRAM Protocol


- Single 3.3±0.3V power supply
- All device balls are compatible with LVTTTL interface
- Packages : 90ball, 0.8mm pitch FBGA
(Lead, Lead Free)
HY5V72D(L/S)M-H (Lead)
HY5V72D(L/S)M-P (Lead)
HY5V72D(L/S)MP-H (Lead Free)
HY5V72D(L/S)MP-P (Lead Free)
- tRAS lock out function is supported
- Data mask function by UDQM or LDQM
- Internal four banks operation
- Auto refresh and self refresh
- 8192 refresh cycles / 64ms
- Programmable Burst Length and Burst Type
 - 1, 2, 4, 8 or Full page for Sequential Burst
 - 1, 2, 4 or 8 for Interleave Burst

ORDERING INFORMATION

Part Number	Clock Frequency	CAS Latency	Organization	Interface
HY5V72D(L/S)M(P)-P	100MHz	2	4banks x 4Mb x 32	LVTTTL
HY5V72D(L/S)M(P)-H	133MHz	3	4banks x 4Mb x 32	LVTTTL

This document is a general product description and is subject to change without notice. Hynix does not assume any responsibility for use of circuits described. No patent licenses are implied.

BALL DESCRIPTION






Preliminary
HY5V72D(L/S)M(P) Series
4Banks x 4M x 32bits Synchronous DRAM

Ball DESCRIPTION

PIN	PIN NAME	DESCRIPTION
CLK	Clock	The system clock input. All other inputs are registered to the SDRAM on the rising edge of CLK.
CKE	Clock Enable	Controls internal clock signal and when deactivated, the SDRAM will be one of the states among power down, suspend or self refresh
\overline{CS}	Chip Select	Enables or disables all inputs except CLK, CKE and DQM
BA0, BA1	Bank Address	Selects bank to be activated during \overline{RAS} activity Selects bank to be read/written during \overline{CAS} activity
A0 ~ A12	Address	Row Address : RA0 ~ RA12, Column Address : CA0 ~ CA8 Auto-precharge flag : A10
\overline{RAS} , \overline{CAS} , \overline{WE}	Row Address Strobe, Column Address Strobe, Write Enable	\overline{RAS} , \overline{CAS} and \overline{WE} define the operation Refer function truth table for details
DQM0~3	Data Input/Output Mask	Controls output buffers in read mode and masks input data in write mode
DQ0 ~ DQ31	Data Input/Output	Multiplexed data input / output pin
VDD/VSS	Power Supply/Ground	Power supply for internal circuits and input buffers
VDDQ/VSSQ	Data Output Power/ Ground	Power supply for output buffers
NC	No Connection	No connection

FUNCTIONAL BLOCK DIAGRAM
4Mbit x 4banks x 32 I/O Low Power Synchronous DRAM



BASIC FUNCTIONAL DESCRIPTION

Mode Register

BA1	BA0	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
0	0	0	0	OP Code	0	0	CAS Latency			BT	Burst Length		

OP Code

A9	Write Mode
0	Burst Read and Burst Write
1	Burst Read and Single Write

Burst Type

A3	Burst Type
0	Sequential
1	Interleave

CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Burst Length

A2	A1	A0	Burst Length	
			A3 = 0	A3 = 1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Page	Reserved

Note: 1. It must be used `BA1=0/BA0=0' to set the Mode resistor

ABSOLUTE MAXIMUM RATING

Parameter	Symbol	Rating	Unit
Ambient Temperature	TA	0 ~ 70	°C
Storage Temperature	TSTG	-55 ~ 125	°C
Voltage on Any Pin relative to VSS	VIN, VOUT	-1.0 ~ 4.6	V
Voltage on VDD relative to VSS	VDD	-1.0 ~ 4.6	V
Voltage on VDDQ relative to VSS	VDDQ	-1.0 ~ 4.6	V
Short Circuit Output Current	IOS	50	mA
Power Dissipation	PD	1	W
Soldering Temperature · Time	TSOLDER	260 · 10	°C · Sec

DC OPERATING CONDITION (TA= 0 to 70 °C)


Parameter	Symbol	Min	Typ	Max	Unit	Note
Power Supply Voltage	VDD, VDDQ	3.0	3.3	3.6	V	1
Input High Voltage	VIH	2.0	3.3	VDDQ+0.3	V	1, 2
Input Low Voltage	VIL	-0.3	-	0.8	V	1, 3

- Note :**
1. All voltages are referenced to VSS = 0V
 2. VIH(max) is acceptable 5.6V AC pulse width with <=3ns of duration.
 3. VIL(min) is acceptable -2.0V AC pulse width with <=3ns of duration

AC OPERATING TEST CONDITION (TA= 0 to 70 °C, VDD=3.3±0.3V, VSS=0V)

Parameter	Symbol	Value	Unit	Note
AC Input High/Low Level Voltage	VIH / VIL	2.4/0.4	V	
Input Timing Measurement Reference Level Voltage	Vtrip	1.4	V	
Input Rise/Fall Time	tR / tF	1	ns	
Output Timing Measurement Reference Level Voltage	Voutref	1.4	V	
Output Load Capacitance for Access Time Measurement	CL	50	pF	1

Note :





Preliminary
HY5V72D(L/S)M(P) Series
4Banks x 4M x 32bits Synchronous DRAM

CAPACITANCE (TA= 25 °C, f=1MHz)

Parameter	Pin	Symbol	-H/P		Unit
			Min	Max	
Input capacitance	CLK	CI1	TBD	TBD	pF
	A0~A11, BA0, BA1, CKE, $\overline{\text{CS}}$, $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, UDQM, LDQM	CI2	TBD	TBD	pF
Data input/output capacitance	DQ0 ~ DQ15	CI/O	TBD	TBD	pF

DC CHARACTERISTICS I (TA= 0 to 70°C, VDD=3.3±0.3V)

Parameter	Symbol	Min	Max	Unit	Note
Input Leakage Current	ILI	-1	1	uA	1
Output Leakage Current	ILO	-1	1	uA	2
Output High Voltage	VOH	2.4	-	V	IOH = -2mA
Output Low Voltage	VOL	-	0.4	V	IOL = +2mA

Note : 1. VIN = 0 to 3.6V, All other balls are not tested under VIN =0V
2. DOUT is disabled, VOUT=0 to 3.6



Preliminary
HY5V72D(L/S)M(P) Series
4Banks x 4M x 32bits Synchronous DRAM

DC CHARACTERISTICS II (TA= 0 to 70°C)

Parameter	Symbol	Test Condition	Speed		Unit	Note	
			H	P			
Operating Current	IDD1	Burst length=1, One bank active tRC ≥ tRC(min), IOL=0mA	240	220	mA	1	
Precharge Standby Current in Power Down Mode	IDD2P	CKE ≤ VIL(max), tCK = 15ns	4		mA		
	IDD2PS	CKE ≤ VIL(max), tCK = ∞	2		mA		
Precharge Standby Current in Non Power Down Mode	IDD2N	CKE ≥ VIH(min), $\overline{CS} \geq VIH(min)$, tCK = 15ns Input signals are changed one time during 2clks. All other pins ≥ VDD-0.2V or ≤ 0.2V	30		mA		
	IDD2NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable.	30				
Active Standby Current in Power Down Mode	IDD3P	CKE ≤ VIL(max), tCK = 15ns	10		mA		
	IDD3PS	CKE ≤ VIL(max), tCK = ∞	10				
Active Standby Current in Non Power Down Mode	IDD3N	CKE ≥ VIH(min), $\overline{CS} \geq VIH(min)$, tCK = 15ns Input signals are changed one time during 2clks. All other pins ≥ VDD-0.2V or ≤ 0.2V	60		mA		
	IDD3NS	CKE ≥ VIH(min), tCK = ∞ Input signals are stable.	40				
Burst Mode Operating Current	IDD4	tCK ≥ tCK(min), IOL=0mA All banks active	CL=3	260	220	mA	1
			CL=2	280	240		
Auto Refresh Current	IDD5	tRC ≥ tRC(min), All banks active	440	400	mA	2	
Self Refresh Current	IDD6	CKE ≤ 0.2V	Normal	6		mA	
			Low Power	3			
			SL Power	1.8		mA	

Note : 1. IDD1 and IDD4 depend on output loading and cycle rates. Specified values are measured with the output open
 2. Min. of tRC (Refresh RAS cycle time) is shown at AC CHARACTERISTICS II



Preliminary
HY5V72D(L/S)M(P) Series
4Banks x 4M x 32bits Synchronous DRAM

AC CHARACTERISTICS I (AC operating conditions unless otherwise noted)

Parameter		Symbol	H		P		Unit	Note
			Min	Max	Min	Max		
System ClockCycle Time	CAS Latency=3	tCK3	7.5	1000	10	1000	ns	
	CAS Latency=2	tCK2	10		10		ns	
Clock High Pulse Width		tCHW	2.5	-	3.0	-	ns	1
Clock Low Pulse Width		tCLW	2.5	-	3.0	-	ns	1
Access Time From Clock	CAS Latency=3	tAC3	-	5.4	-	6	ns	2
	CAS Latency=2	tAC2	-	6	-	6	ns	
Data-out Hold Time		tOH	2.5	-	2.5	-	ns	
Data-Input Setup Time		tDS	2	-	2	-	ns	1
Data-Input Hold Time		tDH	0.8	-	1	-	ns	1
Address Setup Time		tAS	1.5	-	2	-	ns	1
Address Hold Time		tAH	0.8	-	1	-	ns	1
CKE Setup Time		tCKS	1.5	-	2	-	ns	1
CKE Hold Time		tCKH	0.8	-	1	-	ns	1
Command Setup Time		tCS	1.5	-	2	-	ns	1
Command Hold Time		tCH	0.8	-	1	-	ns	1
CLK to Data Output in Low-Z Time		tOLZ	1	-	1	-	ns	
CLK to Data Output in High-Z Time	CAS Latency=3	tOHZ3	2.0	5.4	2.0	6	ns	
	CAS Latency=2	tOHZ2	2.0	6	2.0	6	ns	

Note :

1. Assume t_R / t_F (input rise and fall time) is 1ns. If t_R & t_F > 1ns, then [(t_R+t_F)/2-1]ns should be added to the parameter.
2. Access time to be measured with input signals of 1V/ns edge rate, from 0.8V to 0.2V. If t_R > 1ns, then (t_R/2-0.5)ns should be added to the parameter.



Preliminary
HY5V72D(L/S)M(P) Series
4Banks x 4M x 32bits Synchronous DRAM

AC CHARACTERISTICS II (AC operating conditions unless otherwise noted)

Parameter		Symbol	H		P		Unit	Note
			Min	Max	Min	Max		
RAS Cycle Time	Operation	tRC	65	-	70	-	ns	
RAS Cycle Time	Auto Refresh	tRRC	65	-	70	-	ns	
RAS to CAS Delay		tRCD	20	-	20	-	ns	
RAS Active Time		tRAS	45	100K	50	100K	ns	
RAS Precharge Time		tRP	20	-	20	-	ns	
RAS to RAS Bank Active Delay		tRRD	15	-	20	-	ns	
CAS to CAS Delay		tCCD	1	-	1	-	CLK	
Write Command to Data-In Delay		tWTL	0	-	0	-	CLK	
Data-in to Precharge Command		tDPL	2	-	2	-	CLK	
Data-In to Active Command		tDAL	tDPL + tRP					
DQM to Data-Out Hi-Z		tDQZ	2	-	2	-	CLK	
DQM to Data-In Mask		tDQM	0	-	0	-	CLK	
MRS to New Command		tMRD	2	-	2	-	CLK	
Precharge to Data Output High-Z	CAS Latency=3	tPROZ3	3	-	3	-	CLK	
	CAS Latency=2	tPROZ2	2	-	2	-	CLK	
Power Down Exit Time		tDPE	1	-	1	-	CLK	
Self Refresh Exit Time		tSRE	1	-	1	-	CLK	1
Refresh Time		tREF	-	64	-	64	ms	

Note : 1. A new command can be given tRC after self refresh exit.



Preliminary
HY5V72D(L/S)M(P) Series
4Banks x 4M x 32bits Synchronous DRAM

COMMAND TRUTH TABLE

Command	CKEn-1	CKEn	\overline{CS}	\overline{RAS}	\overline{CAS}	\overline{WE}	DQM	ADDR	A10/AP	BA	Note	
Mode Register Set	H	X	L	L	L	L	X	OP code				
No Operation	H	X	H	X	X	X	X	X				
			L	H	H	H						
Bank Active	H	X	L	L	H	H	X	RA		V		
Read	H	X	L	H	L	H	X	CA	L	V		
Read with Autoprecharge									H			
Write	H	X	L	H	L	L	X	CA	L	V		
Write with Autoprecharge									H			
Precharge All Banks	H	X	L	L	H	L	X	X	H	X		
Precharge selected Bank									L	V		
Burst Stop	H	X	L	H	H	L	X	X				
DQM	H	X					V	X				
Auto Refresh	H	H	L	L	L	H	X	X				
Burst-Read-Single-WRITE	H	X	L	L	L	L	X	A9 ball High (Other balls OP code)			MRS Mode	
Self Refresh ¹	Entry	H	L	L	L	L	H	X	X			
	Exit	L	H	H	X	X	X					
						L	H	H	H	X		
Precharge power down	Entry	H	L	H	X	X	X	X	X			
				L	H	H	H					
	Exit	L	H	H	X	X	X	X				
				L	H	H	H					
Clock Suspend	Entry	H	L	H	X	X	X	X	X			
				L	V	V	V					
	Exit	L	H	X				X				

PACKAGE INFORMATION

90Ball FBGA with 0.8mm of pin pitch

(Ball-side view)

