

Features

- High speed: 45 ns
- Temperature ranges
 □ Industrial: -40 °C to +85 °C
 □ Automotive-A: -40 °C to +85 °C
 □ Automotive-E: -40 °C to +125 °C
- Wide voltage range: 2.2 V to 3.6 V
- Pin compatible with CY62126DV30
- Ultra low standby power
 Typical standby current: 1 μA
 Maximum standby current: 4 μA
- Ultra low active power
 Typical active current: 1.3 mA at f = 1 MHz
- **Easy** memory expansion with \overline{CE} and \overline{OE} features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Offered in Pb-free 48-ball very fine-pitch ball grid array (VFBGA) and 44-pin thin small outline package (TSOP) II packages


Functional Description

The CY62126EV30 is a high performance CMOS static RAM organized as 64K words by 16 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery LifeTM (MoBL[®]) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected (\overline{CE} HIGH). The input and output pins (I/O₀ through I/O₁₅) are placed in a high impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), both Byte High Enable and Byte Low Enable are disabled (\overline{BHE} , BLE HIGH) or during a write operation (\overline{CE} LOW and WE LOW).

To write to the device, take Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇) is written into the location specified on the address pins (A₀ through A₁₅). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₅).

To read <u>from</u> the device, take Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by <u>the</u> address pins appear on I/O₀ to I/O₇. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O₈ to I/O₁₅. See the Truth Table on page 11 for a complete description of read and write modes.

Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05486 Rev. *L 198 Champion Court

San Jose, CA 95134-1709 • 408-943-2600



CY62126EV30 MoBL[®]


Contents

Pin Configuration	3
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	-
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Pin Configuration



$A_4 \square 1$	44 🗖 A ₅
A ₃ <u>□</u> 2	43 🗆 A ₆
A ₂ <u></u> 3	42 🗖 A ₇
$A_1 \Box 4$	41 🗖 OE
A ₀ <u></u> 5	40 🗆 BHE
	39 BLE
I/O ₀ ☐ 7	38 🗍 I/O ₁₅
	37 🗍 I/O ₁₄
	36 🗍 I/O ₁₃
I/O ₃ ∐10	35 🗍 I/O ₁₂
$V_{CC} \square 11$	34 □ V _{SS}
V _{SS} ☐ 12	$33 \square V_{CC}$
I/O ₄ _ 13	32 🗍 I/O ₁₁
I/O ₅ 14	31 🗍 I/O ₁₀
I/O ₆ □15	30 🗍 I/O ₉
I/O7 16	29 🗍 I/O ₈
WE 17	28 🗖 NC
A ₁₅ □ 18	27 🗆 A ₈
A ₁₄ □ 19	26 🗖 A ₉
A ₁₃ 20	25 🗍 A ₁₀
A ₁₂ □ 21	24 🗆 A ₁₁
	23 🗆 NC

Figure 2. 44-pin TSOP II pinout (Top View)^[1]

Product Portfolio

						Power Dissipation					
Product	Range	V_{CC} Range (V)Speed (ns)Operating, I_{CC} (mA) $f = 1$ MHz $f = f_{max}$		Speed	Operating, I _{CC} (mA)				Standby, I _{SB2} (μΑ)		
Floudet	Kange					max	(μÅ)			
		Min	Typ ^[2]	Max		Typ ^[2]	Max	Typ ^[2]	Max	Typ ^[2]	Max
CY62126EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2	11	16	1	4
CY62126EV30LL	Automotive-A	2.2	3.0	3.6	45	1.3	2	11	16	1	4
CY62126EV30LL	Automotive-E	2.2	3.0	3.6	55	1.3	4	11	35	1	30

Notes

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.



Maximum Ratings

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied55 °C to +125 °C
Supply voltage to ground potential0.3 V to 3.6 V (V _{CCmax} + 0.3 V)
DC voltage applied to outputs in High Z state $^{[3, 4]}$ 0.3 V to 3.6 V (V _{CCmax} + 0.3 V)

DC input voltage $^{[3, 4]}$ –0.3 V to 3.6 V (V _{CCmax} -	+ 0.3 V)
Output current into outputs (LOW)	. 20 mA
Static discharge voltage (MIL-STD-883, Method 3015) >	2001 V
Latch up current > 2	200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC^[5]}
CY62126EV30LL	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
	Automotive-E	–40 °C to +125 °C	

Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions		45 ns (Industrial / Automotive-A)			55 ns	Unit		
				Min	Typ ^[6]	Max	Min	Typ ^[6]	Max	
V _{OH}	Output high voltage	I _{OH} = -0.1 mA		2.0	-	-	2.0	-	_	V
		I _{OH} = -1.0 mA, \	/ _{CC} ≥2.70 V	2.4	-	-	2.4	-	_	V
V _{OL}	Output low voltage	I _{OL} = 0.1 mA		-	-	0.4	-		0.4	V
		I _{OL} = 2.1 mA, V _C	_{CC} ≥ 2.70 V	-	-	0.4	-	_	0.4	V
V _{IH}	Input high voltage	$V_{CC} = 2.2 \text{ V to } 2$.7 V	1.8	-	V _{CC} + 0.3	1.8	_	$V_{CC} + 0.3$	V
		$V_{\rm CC} = 2.7 \text{V} \text{ to } 3$.6 V	2.2	-	V _{CC} + 0.3	2.2	-	$V_{CC} + 0.3$	V
V _{IL}	Input low voltage	$V_{\rm CC}$ = 2.2 V to 2	.7 V	-0.3	-	0.6	-0.3	-	0.6	V
		V _{CC} = 2.7 V to 3	.6 V	-0.3	-	0.8	-0.3	_	0.8	V
I _{IX}	Input leakage current	$GND \le V_I \le V_{CC}$		-1	-	+1	-4	_	+4	μA
I _{OZ}	Output leakage current	$GND \leq V_O \leq V_{CO}$ Disabled	_C , Output	-1	-	+1	-4	-	+4	μA
I _{CC}	V _{CC} operating supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	_	11	16	_	11	35	mA
	current	f = 1 MHz	I _{OUT} = 0 mA CMOS levels	Ι	1.3	2.0	-	1.3	4.0	
I _{SB1} ^[7]	Automatic CE power down current —CMOS inputs	$\label{eq:constraint} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 \ V_{IN} \geq V_{CC} - 0.2 \ V_{IN} \geq V_{CC} - 0.2 \ f = f_{max} \ (Address f = 0 \ (OE, \overline{BHE}, V_{CC} = 3.60 \ V \end{split}$	V, V _{IN} <u>≤</u> 0.2 V, and Data Only),	_	1	4	_	1	35	μΑ
I _{SB2} ^[7]	Automatic CE power down current —CMOS inputs	$\label{eq:VCC} \begin{split} \overline{CE} &\geq V_{CC} - 0.2\\ V_{IN} &\geq V_{CC} - 0.2\\ f &= 0, \ V_{CC} &= 3.60 \end{split}$	V or V _{IN} \leq 0.2 V,	-	1	4	-	1	30	μΑ

- Notes
 3. V_{IL(min)} = -2.0 V for pulse durations less than 20 ns.
 4. V_{IH(max)} = V_{CC} + 0.75 V for pulse durations less than 20 ns.
 5. Full device AC operation assumes a 100 μs ramp time from 0 to V_{cc}(min) and 200 μs wait time after V_{cc} stabilization.
 6. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ)}, T_A = 25 °C.
 7. Chip enable (CE) needs to be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.




Capacitance

Parameter [8]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF

Thermal Resistance

Parameter [8]	Description	Test Conditions	48-ball VFBGA Package	44-pin TSOP II Package	Unit
Θ_{JA}		Still Air, soldered on a 4.25 × 1.125 inch, two-layer printed circuit board	58.85	28.2	°C/W
Θ ^{JC}	Thermal resistance (junction to case)		17.01	3.4	°C/W

AC Test Loads and Waveforms



Parameters	2.2 V–2.7 V	2.7 V–3.6 V	Unit
R1	16600	1103	Ω
R2	15400	1554	Ω
R _{TH}	8000	645	Ω
V _{TH}	1.2	1.75	V




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conc	ditions	Min	Тур ^[9]	Max	Unit
V _{DR}	V_{CC} for data retention			1.5	-	-	V
I _{CCDR} ^[10]	Data retention current	$V_{CC} = V_{DR},$	Industrial / Automotive-A	_	_	3	μΑ
		$\label{eq:central_constraint} \begin{split} \overline{\text{CE}} &\geq \text{V}_{\text{CC}} - 0.2 \text{ V}, \\ \text{V}_{\text{IN}} &\geq \text{V}_{\text{CC}} - 0.2 \text{ V} \text{ or} \\ \text{V}_{\text{IN}} &\leq 0.2 \text{ V} \end{split}$	Automotive-E	-	-	30	μΑ
t _{CDR} ^[11]	Chip deselect to data retention time			0	-	-	ns
t _R ^[12]	Operation recovery time		CY62126EV30LL-45	45	-	-	ns
			CY62126EV30LL-55	55	_	_	

Data Retention Waveform





- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25 \,^{\circ}C$. 10. Chip enable (CE) needs to be tied to CMOS levels to meet the $I_{SB1} / I_{SB2} / I_{CCDR}$ spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} > 100 \,\mu$ s.



Switching Characteristics

Over the Operating Range

Parameter ^[13, 14]	Description	45 ns (In Autom	45 ns (Industrial / Automotive-A)		55 ns (Automotive-E)	
		Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read cycle time	45	-	55	-	ns
t _{AA}	Address to data valid	-	45	-	55	ns
t _{OHA}	Data hold from address change	10	-	10	-	ns
t _{ACE}	CE LOW to data valid	-	45	-	55	ns
t _{DOE}	OE LOW to data valid	-	22	-	25	ns
t _{LZOE}	OE LOW to Low Z ^[15]	5	-	5	-	ns
t _{HZOE}	OE HIGH to High Z ^[15, 16]	-	18	-	20	ns
t _{LZCE}	CE LOW to Low Z ^[15]	10	-	10	-	ns
t _{HZCE}	CE HIGH to High Z ^[15, 16]	-	18	-	20	ns
t _{PU}	CE LOW to power up	0	-	0	-	ns
t _{PD}	CE HIGH to power down	-	45	-	55	ns
t _{DBE}	BHE / BLE LOW to data valid	-	22	-	25	ns
t _{LZBE}	BHE / BLE LOW to Low Z ^[15]	5	-	5	-	ns
t _{HZBE}	BHE / BLE HIGH to High Z ^[15, 16]	-	18	-	20	ns
Write Cycle [17, 18	3]					
t _{WC}	Write cycle time	45	-	55	-	ns
t _{SCE}	CE LOW to write end	35	-	40	-	ns
t _{AW}	Address setup to write end	35	-	40	-	ns
t _{HA}	Address hold from write end	0	-	0	-	ns
t _{SA}	Address setup to write start	0	-	0	-	ns
t _{PWE}	WE pulse width	35	-	40	-	ns
t _{BW}	BHE / BLE pulse width	35	-	40	-	ns
t _{SD}	Data setup to write end	25	-	25	-	ns
t _{HD}	Data hold from write end	0	-	0	-	ns
t _{HZWE}	WE LOW to High Z ^[15, 16]	_	18	-	20	ns
t _{LZWE}	WE HIGH to Low Z ^[15]	10	-	10	-	ns

Notes

13. Test conditions assume signal transition time of 3 ns or less, timing reference levels of $V_{CC(typ)}/2$, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance. 14. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZDE}, t_{HZCE} is less than t_{LZCE}, t_{HZEE}, and t_{HZWE} fransitions are measured when the outputs enter a high impedance state.
 The internal write time of the memory is defined by the overlap of WE, CE = V_{IL}, BHE, BLE or both = V_{IL}. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.
 The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 5. Read Cycle No. 1 (Address transition controlled) ^[19, 20]





Figure 6. Read Cycle No. 2 (OE controlled) ^[20, 21]



- 19. The device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} , or both = V_{IL} . 20. WE is high for read cycle. 21. Address valid before or similar to \overline{CE} and \overline{BHE} , \overline{BLE} transition LOW.



Switching Waveforms (continued)




Figure 7. Write Cycle No. 1 ($\overline{\text{WE}}$ controlled) [22, 23, 24]

- 22. The internal write time of the memory is defined by the overlap of \overline{WE} , $\overline{CE} = V_{IL}$, \overline{BHE} , \overline{BLE} or both = V_{IL} . All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.
- 23. Data I/O is high impedance if $\overline{OE} = V_{IH}$. 24. If \overline{CE} goes high simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 25. During this period, the I/Os are in output state. Do not apply input signals.



Switching Waveforms (continued)





Figure 9. Write Cycle No. 3 (\overline{WE} controlled, \overline{OE} LOW ^[26, 27]

Figure 10. Write Cycle No. 4 (BHE/BLE controlled, OE LOW) ^[26]



Notes

26. If \overline{CE} goes high simultaneously with $\overline{WE} = V_{IH}$, the output remains in a high impedance state. 27. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} . 28. During this period, the I/Os are in output state. Do not apply input signals.





Truth Table

CE ^[29]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/power down	Standby (I _{SB})
L	Х	Х	Н	Н	High Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data out (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Read	Active (I _{CC})
L	Н	Н	L	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	Н	L	High Z	Output disabled	Active (I _{CC})
L	Н	Н	L	Н	High Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data in (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data in (I/O ₀ –I/O ₇); I/O ₈ –I/O ₁₅ in High Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data in (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High Z	Write	Active (I _{CC})




Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62126EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62126EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	Industrial
	CY62126EV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A
55	CY62126EV30LL-55BVXE	51-85150	48-ball VFBGA (Pb-free)	Automotive-E
	CY62126EV30LL-55ZSXE	51-85087	44-pin TSOP II (Pb-free)	Automotive-E

Contact your local Cypress sales representative for availability of other parts.


Ordering Code Definitions






Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) Package Outline, 51-85150






NOTE: PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 *H



Package Diagrams (continued)









Acronyms

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
RAM	Random Access Memory			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degree Celsius				
MHz	megahertz				
μA	microampere				
μs	microsecond				
mA	milliampere				
mm	millimeter				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



Document History Page

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	202760	See ECN	AJU	New data sheet.
*A	300835	See ECN	SYT	Converted from Advance Information to Preliminary Specified Typical standby power in the Features Section Changed E3 ball from DNU to NC in the Pin Configuration for the FBGA Package and removed the footnote associated with it on page #2 Changed t _{OHA} from 6 ns to 10 ns for both 35- and 45-ns speed bins, respectively Changed t _{DOE} , t _{SD} from 15 to 18 ns for 35-ns speed bin Changed t _{HZOE} , t _{HZBE} , t _{HZWE} from 12 and 15 ns to 15 and 18 ns for the 35 and 45 ns speed bins, respectively Changed t _{HZCE} from 12 and 15 ns to 18 and 22 ns for the 35- and 45-ns spee bins, respectively Changed t _{SCE} ,t _{BW} from 25 and 40 ns to 30 and 35 ns for the 35- and 45-ns speed bins, respectively Changed t _{SCE} ,t _{BW} from 25 to 30 ns and 40 to 35 ns for 35 and 45-ns speed bin respectively Changed t _{DBE} from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Changed t _{DBE} from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Changed t _{DBE} from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bin respectively Changed t _{DBE} from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Removed footnote that read "BHE.BLE is the AND of both BHE and BLE. Cf can <u>be deselected</u> by either disabling the chip enable signals or by disablind both BHE and BLE" on page # 4 Removed footnote that read "If both BHE and BLE are toggled together, the t _{LZBE} is 10 ns" on page # 5 Added Pb-free package information
*В	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62126EV30 Changed I _{CC (Typ)} from 8 mA to 11 mA and I _{CC (max)} from 12 mA to 16 mA $f = f_{max}$ Changed I _{CC (max)} from 1.5 mA to 2.0 mA for $f = 1$ MHz, I _{SB1} , I _{SB2 (max)} fro 1 µA to 4 µA, I _{SB1} , I _{SB2 (Typ)} from 0.5 µA to 1 µA, I _{CCDR (max)} from 1.5 µA t 3 µA, AC Test load Capacitance value from 50 pF to 30 pF, t _{LZOE} from 3 to 5 ns, t _{LZCE} from 6 to 10 ns, t _{HZCE} from 22 to 18 ns, t _{LZBE} from 6 to 5 ns, t _P from 30 to 35 ns, t _{SD} from 22 to 25 ns, t _{LZWE} from 6 to 10 ns, and updated to Ordering Information table.
*C	925501	See ECN	VKN	Added footnote #7 related to I _{SB2} and I _{CCDR} Added footnote #11 related AC timing parameters
*D	1045260	See ECN	VKN	Added Automotive information Updated Ordering Information table
*E	2631771	01/07/09	NXR / PYRS	Changed \overline{CE} condition from X to L in Truth table for Output Disable mode Updated template
*F	2944332	06/04/2010	VKN	Added Contents Removed byte enable from footnote #2 in Electrical Characteristics Added footnote related to chip enable in Truth Table Updated Package Diagrams Updated links in Sales, Solutions, and Legal Information
*G	2996166	07/29/2010	AJU	Added CY62126EV30LL-45ZSXA part in Ordering Information. Added Ordering Code Definitions. Modified table footnote format.
*H	3113864	12/17/2010	PRAS	Updated Figure 1 and Package Diagram, and fixed Typo in Figure 3.



Document History Page (continued)

Document Title: CY62126EV30 MoBL [®] , 1-Mbit (64 K × 16) Static RAM Document Number: 38-05486				
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*	3270487	05/31/2011	RAME	Updated Functional Description (Removed "For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines."). Updated Electrical Characteristics. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated in new template.
*J	4205722	11/29/2013	MEMJ	Updated Features: Added Automotive-A range information. Updated Product Portfolio:
				Added Automotive-A range information.
				Updated Operating Range: Segregated Automotive-A and Automotive-E ranges.
				Updated Electrical Characteristics: Added Automotive-A with Industrial for 45 ns speed bin. Renamed Automotive as Automotive-E for 55 ns speed bin.
				Updated Data Retention Characteristics: Segregated Automotive-A and Automotive-E in conditions for I _{CCDR} parameter.
				Updated Switching Characteristics: Added Automotive-A with Industrial for 45 ns speed bin. Renamed Automotive as Automotive-E for 55 ns speed bin.
				Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E.
				Updated in new template.
*K	4211675	12/12/2013	MEMJ	No technical updates.
				Removed the border lines in Package Diagram specs.
*L	4410948	06/17/2014	VINI	Updated Switching Characteristics: Added Note 18 and referred the same note in "Write Cycle".
				Updated Switching Waveforms: Added Note 27 and referred the same note in Figure 9.
				Completing Sunset Review.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05486 Rev. *L

Revised June 17, 2014

Page 18 of 18

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.