Dual Input SmartOR[™] Power Switch

Product Description

The SmartOR[™] CMPWR025 is a dual input power switch that selects between two different power inputs and delivers it to one output. The device integrates two very low impedance power switches and automatically implements an OR function that selects the higher of the two inputs. Hysteresis is built in (and is user selectable) to prevent switch chatter.

The CMPWR025 is a much–improved solution over simply ORing two diodes, due to the greatly reduced losses of the CMPWR025 when compared to low forward drop Schottky diodes.

The CMPWR025 is designed to operate above the 1 W (375 mA at 3.3 V) sleep mode rating stated in the PCI Rev 2.2 spec. In fact the CMPWR025 current rating is dependent upon the power dissipation resulting from the voltage drop across the internal switch elements. See the Typical DC Characteristics section in this data sheet for details.

For IAPC (Instantly Available Personal Computer) applications see ON Semiconductor Application Note "Instantly Available PCI Card Power Management".

The CMPWR025 is housed in a 8-lead MSOP package and is available with RoHS compliant lead-free finishing.

Features

- Implements Logical "Input V_{CC1} OR Input V_{CC2}"
- Integrated Low Impedance Switches (0.2 Ω TYP)
- Operating Supply Range from 2.8 V to 5.5 V
- Provides Up to 600 mA Output Current
- Glitch–Free Output During Supply Switching Transitions
- Low Operating Supply Current of 20 µA (TYP)
- User-Selectable Hysteresis for Supply Selection
- 8-Pin MSOP Package
- These Devices are Pb-Free and are RoHS Compliant

Applications

- PCI Cards for Wake-On-LAN/Wake-On-Ring
- Dual Power Systems
- Systems with Standby Capabilities
- Battery Backup Systems
- See also Application Note AP-211
- USB Enabled Mobile Electronics such as MP3 Players, PDAs, Digital Cameras and Wireless Handsets



ON Semiconductor®

http://onsemi.com



MSOP 8 R SUFFIX CASE 846AD

MARKING DIAGRAM




R025 = CMPWR025R


ORDERING INFORMATION

Device	Package	Shipping [†]
CMPWR025R	MSOP 8 (Pb-Free)	4000/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

TYPICAL APPLICATION CIRCUIT





PACKAGE / PINOUT DIAGRAM



CMPWR025R

Table 1. PIN DESCRIPTIONS

Pin(s)	Name	Description
1, 2	V _{CC1}	V_{CC1} is the primary power source, which is given priority when present. If pin 8 (HYS) is unconnected, then the hysteresis level is 75 mV (typ.). Whenever the primary power source drops below the secondary supply V_{CC2} by more than 125 mV, it will immediately become deselected. When the primary power source is restored to within 50 mV of the secondary supply, the primary power source will once again be selected and provide all the output current. When V_{CC1} is selected, it will supply all the internal current requirements which are typically 20 μ A. When V_{CC1} is not selected, there will be no current loading on this input. Pins 1 & 2 must be connected together externally.
3, 4	V _{CC2}	V_{CC2} is the secondary power source and is selected when the primary source has fallen below it by more than 125 mV (or 200 mV if pin 8 is grounded). The secondary source will be deselected immediately once the primary source is restored to within 50 mV of V_{CC2} . When V_{CC2} is selected, it will supply all the internal current requirements which are typically 20 μ A. When V_{CC2} is not selected, there will be no current loading on this input. Pins 3 & 4 must be connected together externally.
5	GND	Negative reference for all voltages.
6, 7	V _{OUT}	Positive voltage output switched from V_{CC1} or V_{CC2} inputs. During normal operation the impedance from V_{OUT} to the selected supply is typically less than 0.28 Ω , which results in minimal voltage loss from input to output. During the cold-start interval when both inputs are initially applied, the internal circuitry provides a soft turn-on for the switches, which limits peak in-rush current. Pins 6 & 7 must be connected together externally.
8	HYS	HYS is the user–selectable hysteresis input. The hysteresis level is set to 150 mV when pin 8 is grounded. The default hysteresis level is set to 75 mV by leaving pin 8 unconnected. Using 150 mV hysteresis is recommended, especially in environments with noisy power supplies, high power supply resistances or high load currents. If the hysteresis level is set to 150 mV, the primary supply V_{CC1} must now fall 200 mV below the secondary supply V_{CC2} before it becomes deselected.

SIMPLIFIED ELECTRICAL SCHEMATIC

SPECIFICATIONS

Table 2. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Units	
ESD Protection (HBM)	±2000	V	
Pin Voltages V _{CC1} (GND - 0.5] to [+6.0] V _{CC2} (GND - 0.5] to [+6.0]		V	
Maximum DC Output Current	750	mA	
Storage Temperature Range	-65 to +150		
Operating Temperature Range Ambient Junction	-20 to +70 -20 to +125	°C	
Power Dissipation	0.3		

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

Table 3. STANDARD OPERATING CONDITIONS

Parameter	Rating	Units
V _{CC1} and V _{CC2} Input Voltage	2.8 to 5.5	V
Ambient Operating Temperature	0 to +70	°C
I _{LOAD}	0 to 600	mA

Table 4. ELECTRICAL OPERATING CHARACTERISTICS (Note 1)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{CCDES1}	V _{CC1} Deselect	V _{CC1} Deselect Level below V _{CC2} ; HYS Input (Pin 8) Floating	50	125	200	mV
V _{CCDES2}	V _{CC2} Deselect 2	V _{CC1} Deselect Level below V _{CC2} ; HYS Input (Pin 8) Grounded	90	200	300	mV
V _{CC1SEL}	V _{CC1} Select Preference		10	50	100	mV
V _{HYS1} V _{HYS2}	Hysteresis V _{CC1SEL} -V _{CC1DES} V _{CC1SEL} -V _{CC1DES}	HYS Input (Pin 8) Floating (Note 2) HYS Input (Pin 8) Grounded (Note 2)	40 80	75 150	100 200	mV
t _{DL} t _{DH}	Switching Delay	V _{CC1,2} Falltime < 100 ns (Note 3) V _{CC1,2} Risetime < 100 ns (Note 3)		200 200		ns
R _{SW}	Switch Resistance	$I_{LOAD} = 0$ to 600 mA; $V_{CC1,2} = 2.8$ V $I_{LOAD} = 0$ to 600 mA; $V_{CC1,2} = 5.0$ V		0.28 0.21	0.4 0.3	Ω
V _{SW}	Voltage Drop Across Switch (V _{CC1,2} – V _{OUT})	$I_{OUT} = 100 \text{ mA}; V_{CC1,2} = 2.8 \text{ V}$ $I_{OUT} = 200 \text{ mA}; V_{CC1,2} = 2.8 \text{ V}$ $I_{OUT} = 600 \text{ mA}; V_{CC1,2} = 2.8 \text{ V}$ $I_{OUT} = 100 \text{ mA}; V_{CC1,2} = 5.0 \text{ V}$ $I_{OUT} = 200 \text{ mA}; V_{CC1,2} = 5.0 \text{ V}$ $I_{OUT} = 600 \text{ mA}; V_{CC1,2} = 5.0 \text{ V}$		28 56 168 21 42 125	40 80 240 30 60 180	mV
I _{RCC1} I _{RCC2}	Reverse Leakage				100 100	μΑ
I_{CC1}, I_{CC2}	Supply Current	When Selected (I _{OUT} = 0) When NOT Selected	= 0) 20 1			μΑ
I _{GND}	Ground Pin Current	$V_{CC1} = V_{CC2} = 5.0 \text{ V};$ $I_{LOAD} = 0 \text{ mA to 600 mA}$		20	50	μΑ

1. Operating Characteristics are over Standard Operating Conditions unless otherwise specified.

Departure on a defines the maximum level of acceptable noise on V_{CC} during switching. Excessive parasitic inductance on V_{CC} board traces to the CMPWR025 may require an input capacitor to adequately filter the supply noise to below the hysteresis level. This will ensure that precise switching occurs between V_{CC1} and V_{CC2} supply inputs.
 This is the time, after the select/deselect threshold is reached, for the switches to react.

SELECTION THRESHOLD DIAGRAMS




Figure 1. Supply Threshold Diagram (Hysteresis Input Pin Floating, See Typical Application Circuit, Page 2)





Figure 2. Supply Threshold Diagram (Hysteresis Input Tied to Ground, See Typical Application Circuit, Page 2)

CMPWR025 TYPICAL DC CHARACTERISTICS

The **Switch Resistance vs. Temperature** curve shown in Figure 3 illustrates the switch resistance measured at 600 mA load with V_{CC} equal to 3.3 V and 5 V. The resistance is shown at a temperatures range of -40° C to 70°C. When the temperature rises from 25° to 70°C, the switch resistance increases by about 20%.



The **Supply Current vs. Temperature** curve shown in Figure 4 illustrates the internal supply current with V_{CC} equal to 3.3 V and 5 V. This current is drawn from the selected V_{CC} input, and is dissipated through the ground pin (pin 5). This current is independent of load current.




Figure 4. Supply Current vs. Temperature

The **Hysteresis Voltage vs. Temperature** curve shown in Figure 5 illustrates how the hysteresis voltages vary with temperature. ' V_{HYS} 1' is the hysteresis value if pin 8 is left unconnected, ' V_{HYS} 2' is the hysteresis value if pin 8 is connected to ground. ' V_{CC} 1sel' is the voltage below V_{CC} 2 at which Vcc1 will be selected (refer to selection threshold diagrams on page 4). These three voltages are independent of the V_{CC} operating voltage.




Figure 5. Hysteresis Voltage vs. Temperature

Power Dissipation and Output Current Considerations

The CMPWR025 is supplied in an MSOP package which has a maximum power dissipation rating of 0.3 W. It is important that the heat generated within the part does not exceed this rating. The heat generated by the load current is given by: $P_{DISS} = V_{SW} \times I_{LOAD}$

or

$$P_{DISS} = R_{SW} \times (I_{LOAD})^2$$

At a typical load of 375 mA the PDISS is just

$$0.4 \times (0.375)^2 = 56 \, mW$$

A primary consideration is Maximum Junction Temperature, $T_{J(max)}$, which can be calculated using the following formula:

$$T_{J(max)} = T_A + \theta_{JA} \times P_{DISS}$$

Where: T_A = The Ambient Temperature θ_{JA} = Thermal Resistance = 100 °C/W P_{DISS} = Power Dissipation

In the above example operating at an ambient of 70°C, $T_{J(max)}$ would be:

$$T_{J(max)} = 70^{\circ}C + (0.056 W)(100^{\circ}C/W) = 75.6^{\circ}C$$

Maximum power dissipation, including the power from the other circuitry within the device, suggests a current rating of approximately:

$$\sqrt{\frac{P_{DISS} - P_{INT}}{R_{SW}}} = I_{LOAD}$$
$$\sqrt{\frac{0.3 W - 100 \mu W}{0.4}} = 865 mA$$

Note that this is beyond the maximum current rating of the device, which is 750 mA maximum.

Typical Transient Characteristics

The circuit schematic in Figure 6 below shows the transient characterization test setup. It includes the power supply source impedances R_{S1} and R_{S2} , which represent the power supplies' output impedances and interconnection parasitics to the V_{CC1} and V_{CC2} input pins. In this test set-up, the series resistances on V_{CC1} and V_{CC2} are respectively $R_{S1} = 0.16 \Omega$, and $R_{S2} = 0.06 \Omega$, unless specified otherwise. A load resistance R_L of 11 Ω is used, setting a load current of about 450 mA at 5 V.

The hysteresis level is increased by connecting pin 8 to ground, which will improve the transient performance in noisy environments. In the transient analysis, the rise time and fall time of V_{CC1} is very long, in the 20 msec range, providing a worst case situation.

Important note: The power supply source impedance must be as low as possible to avoid chatter during power transition. When operating in a high load and long rise time power–up condition, we recommend not exceeding a value of 0.15 Ω on both source resistances.

$$V_{HYS} > I \left(R_S + R_T \right)$$

Where: V_{HYS} = The Minimum Hysteresis Voltage = 80 mV R_S = The Power Supply Output Impedance R_T = The PCB Trace Impedance

For a rated load of 600 mA, $R_S + R_T < 0.15 \Omega$.




Figure 6. Transient Characterization Test Set-Up

Input and Output Capacitors

Filtering is typically unnecessary on the inputs, however power supply source impedance and parasitic resistance or inductance on the interconnections may result in chattering during the supply changeover. When an input is deselected and the input current drops to zero, the voltage at the input terminals will rise. If this voltage rise exceeds the hysteresis (75 mV typical), the switch may chatter.

There are four ways to eliminate this chatter:


- 1. Connect pin 8 to GND to select 150 mV hysteresis,
- 2. position the device as close as possible to the power supply connectors,
- 3. use low-impedance PCB traces, or
- 4. include low–ESR input bypass capacitors at the V_{CC1} and V_{CC2} input pins. Capacitors of 10 μ F or greater are recommended.


 V_{OUT} provides the power for the load. To ensure the output is glitch-free during dynamic switching of the inputs, it is recommended that an external capacitor of 10 μ F or greater is included. This will restrict any transient output disturbances to less than 300 mV at 600 mA loading during dynamic switching of the inputs.

The test set–up used in Figure 7 and Figure 8 is described on page 5. The set–up for Figure 9 has larger series resistances on V_{CC1} and V_{CC2} .

V_{CC1} **Rising from 0 V to 5 V**/(**V**_{CC2} = 5 V). Figure 7 shows the primary supply V_{CC1} becoming selected during a 0 V to 5 V transition. The secondary supply V_{CC2} is set to 5 V DC. The channel 1 switch is turned on when V_{CC1} rises to within about 70 mV of V_{CC2}. V_{CC1} drops when it is selected due to power supply source resistance R_{S1}. A positive glitch appears on V_{CC2} when channel 2 switch is

turned off, due to power supply inductance. This has no effect on the output voltage.





 V_{CC1} Falling from 5 V to 0 V (V_{CC2} = 5 V). Figure 8 shows the primary supply V_{CC1} becoming deselected during a 5 V to 0 V transition. The test conditions are the same as in Figure 7. Channel 2 switch is turned on as soon as V_{CC2} and V_{CC1} are about 200 mV. A negative glitch appears on V_{CC2}, when channel 2 is turned on. This has no effect on the output voltage.





Figure 8. V_{CC1} Falling form 0 V to 5 V (V_{CC2} = 5 V). Ch1 and Ch2: V_{CC1} and V_{CC2}, offset = 5 V. Ch3: V_{OUT}, offset = 5 V.

 V_{CC1} Rising ($V_{CC2} = 5$ V). Figure 9 is a bad test set-up that shows what may happen if either power supply source resistance R_{S1} or R_{S2} is too large. In this example, R_{S2} is increased to 0.3Ω .



Ch3: V_{OUT}, offset = 3.3 V.

The oscillation during the power transition is caused by the cumulative voltage change across R_{S1} and R_{S2} being greater than the hysteresis. The behavior is exacerbated by:

- a high load current,
- too many parasitics on power lines, and
- noisy power sources.

To avoid such behavior, the solution is to reduce the load or parasitic capacitance on power supply and layout, or use a more stable power supply.


Parallel Operation

Two CMPWR025 devices may be symmetrically ganged in parallel to increase total current capacity. Careful attention must be paid to minimizing series resistance and PCB parasitics during layout, both between the dual CMPWR025's inputs and also between the supplies and the devices, as described above.

In a well designed layout, a pair of CMPWR025's can provide an output approaching twice that of a single device. See Application Note AP-211 for more information.

PACKAGE DIMENSIONS

MSOP 8, 3x3 CASE 846AD-01 ISSUE O



(1) All dimensions are in millimeters. Angles in degrees.

(2) Complies with JEDEC MO-187.

SmartOR is a trademark of Semiconductor Components Industries, LCC (SCILLC).

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applications can and do vary in different applications actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer applications can and do vary in different applications. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application. Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

L1

DETAIL A

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

For additional information, please contact your local Sales Representative