TOSHIBA Original CMOS 32-Bit Microcontroller

## TLCS-900/H1 Series

TMP92CD54IFG
Tentative


TOSHIBA CORPORATION
Semiconductor Company

## Preface

Thank you very much for making use of Toshiba microcomputer LSIs. Before use this LSI, refer the section, "Points of Note and Restrictions".


## CMOS 32-bit Micro-controller

TMP92CD54IFG

## 1. Outline and Device Characteristics

The TMP92CD54I is a high-performance 32 -bit microcontroller incorporating a Toshibaproprietary CPU, the TLCS-900/H1 core. The TMP92CD54I is developed for various automotive equipments which require high-speed data processing.
Housed in a 100-pin mini-flat package, the TMP92CD54I is best suited for high-density implementation of user systems.
The characteristics of the TMP92CD54I are listed below:
(1) Toshiba-proprietary high-speed 32-bit CPU (TLCS-900/H1 CPU)

Fully-compatible with the instruction codes of the TLCS-900, TLCS-900/L, ELCS-900/L1, TLCS-900/H and TLCS-900/H2
16 Mbytes of linear address space
General-purpose registers and register banks
Micro DMA: 8 channels ( $250 \mathrm{~ns} / 4$ bytes at fc $=20 \mathrm{MHz}$ )
Minimum instruction execution time: 50 ns (at fe $=20 \mathrm{MHz}$ )
Internal data bus: 32-bit wide
(2) Internal memory


Internal RAM : 32K-byte (32 bit/one clock access time, can be used for instructions.
Internal ROM : 512K-byte Mask ROM
(3) External memory expansion

Expandable up to $16-\mathrm{Mbyte}$ (før code and data)
External data bus: 8 -bit wide (The upper address bus is not available when the built-in I/Os are selected.)
(4) Memory controller (MEMC)

Chip select output: 1 channel
(5) 8-bit timer $: 8$ channels

8 -bit interval timer mode ( 8 channels)
16 -bit interval timer mode ( 4 channels)
8 -bit programmable pulse generation (PRG) output mode (4 channels)
8 -bit pulse width modulation (RWM) output mode ( 4 channels)
(6) 16 -bit timer $\cdot 2$ channels

16 -bit interval timer mode (2 channels)
16 -bit event counter mode ( $(2$ channels)
16-bit programmable pulse generation (PPG) output mode (2 channels)
Frequency measurement mode
Pulse width measurement mode
Time difference measurement mode
(7) Serial interface (SIO) : 2 channels

I/O interface mode
Universal asynchronous receiver transmitter (UART) mode
(8) Serial expansion interface (SEI) : 1 channel

Baud rate $4 \mathrm{M} / 2 \mathrm{M} / 500 \mathrm{Kbps}$ at $\mathrm{fc}=20 \mathrm{MHz}$.
(9) Serial bus interface (SBI) : 3 channels

Clock-synchronous 8-bit serial interface mode
$\mathrm{I}^{2} \mathrm{C}$ bus mode
(10) CAN controller : 1 channel

Supports CAN version 2.0B.
16 mailboxes
(11) 10-bit A/D converter (ADC) : 12 channels
$\mathrm{A} / \mathrm{D}$ conversion time: $8 \mu \mathrm{sec}$ (at fc $=20 \mathrm{MHz}$ )
Total tolerance: $\pm 3$ LSB (excluding quantization error)
Scan mode for all 12 channels
(12) Watch dog timer (WDT)
(13) Timer for real-time clock (RTC)

Can operate with low-frequency oscillator only.
(14) Interrupt controller (INTC) : 60 interrupt sources

9 interrupts from CPU (Software interrupts and undefined instruction interrupt)
42 internal interrupt vectors
9 external interrupt vectors (INT0 to INT7, $\overline{\text { NMI }}$ )
(15) I/O Port: 68 pins
(16) Standby mode

Four modes: IDLE3, IDLE2, IDLE1 and STOP
STOP mode can be released by 9 external inputs.
(17) Internal voltage detection flag (RAMSTB)
(18) Power supply voltage
$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to 5.25 V
$\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ (Connect REGOUT (built-in voltage regalator output) to DVCC3.)
(19) Operating temperature : -40 to 85 degree C
(20) Package:LQFP100-P-1414-0.50F



Figure 1.1 TMP92CD54I block diagram

## 2. Pin Assignment and Functions

### 2.1 Pin Assignment



Figure 2.1 TMP92CD54I Pin Assignment

### 2.2 Pin names and functions

The names and functions of the input/output pins are described in are described in the Tables 2.2.1 to 2.2.4.

Table 2.2.1 Input/output pins (1/4)

| Pin name | Pin number | Number of pins | In/Out | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \text { P00 to P07 } \\ \text { D0 to D7 } \\ \hline \end{array}$ | 20 to 27 |  | in/out in/out | Port 0: I/O port. Input or output specifiable in units of bits. Data: Data bus 0 to 7 . |
| $\left\lvert\, \begin{aligned} & \text { P40 to P47 } \\ & \text { A0 to A7 } \end{aligned}\right.$ | 28 to 35 | 8 | in/out out | Port4: I/O port. Input or output specifiable in units of bits. Address: Address bus 0 to 7. |
| $\frac{\mathrm{P} 70}{\mathrm{RD}}$ | 81 | 1 | in/out out | Port70: I/O port. <br> Read: Outputs strobe signal to read external memory. |
| $\begin{array}{\|l\|} \hline \frac{P 71}{W R} \end{array}$ | 82 | 1 | in/out out | Port 71: I/O port. <br> Write: Output strobe signal to write external memory. |
| $\begin{aligned} & \text { P72 } \\ & \text { SI2 } \\ & \text { SCL2 } \end{aligned}$ | 83 | 1 | in/out | Port 72: I/O port. <br> SBI channel 2: Input data at S10 mode <br> SBI channel 2: Clock input/output at I2 ${ }^{2}$ mode |
| $\frac{\mathrm{P} 73}{\mathrm{CS}}$ | 84 | 1 | in/out out | Port 73: I/O port. <br> Chip select: Outputs "low" if address is within specified address area. |
| P74 | 85 | 1 | in/out | Port 74: I/O port. |
| $\frac{\mathrm{P} 75}{\mathrm{WAIT}}$ | 87 | 1 | in/out in | Port 75: I/O port. <br> Wait: Signal used to request CPU bus wait. |
| $\begin{array}{\|l\|} \hline \text { PCO } \\ \text { TIO } \\ \text { INT1 } \\ \hline \end{array}$ | 58 | 1 |  | Port C0: I/O port. <br> Timer input 0: Input pin for timer 0. |
| $\left\lvert\, \begin{aligned} & \mathrm{PC} 1 \\ & \mathrm{TO} 1 \end{aligned}\right.$ | 57 | 1 | in/out out | Port C1: I/O port. <br> Timer output 1. Output pin for timer 1. |
| $\begin{aligned} & \mathrm{PC} 2 \\ & \text { TO3 } \\ & \text { INT2 } \\ & \hline \end{aligned}$ | 56 | 1 | in/out out in | Port C2: I/O port. <br> Timer output 3: Output pin for timer 3. <br> Interrupt request pin 2: Rising-edgejinterrupt request pin. |
| $\begin{aligned} & \text { PC3 } \\ & \text { TI4 } \\ & \text { INT3 } \\ & \hline \end{aligned}$ | 55 | 1 | in/out <br> in <br> in | Port C3: I/O port. <br> Timer input 4: Input pin for timer 4. <br> Interrupt request pin 3; Rising-edge interrupt request pin. |
| PC4 | 54 | $1$ | in/out out | Port C4: I/O port. <br> Timer output 5: Qutput pin for timer 5. |
| $\begin{array}{\|l} \text { PC5 } \\ \text { TO7 } \\ \text { INT4 } \\ \hline \end{array}$ | 53 - | $\xrightarrow{1}$ | $\begin{aligned} & \hline \text { in/out } \\ & \text { out } \\ & \text { in } \\ & \hline \end{aligned}$ | Port C5: HO port. <br> Timer output 7: Output pin for timer 7. |
| $\begin{aligned} & \text { PD0 } \\ & \text { TI8 } \\ & \text { INT5 } \\ & \text { A16 } \\ & \text { WUINTO } \end{aligned}$ | 41 |  | in/out <br> in <br> in <br> out <br> in | Port D0: I/O port. <br> Timer input 8: Input pin for timer 8. <br> INT5 <br> Interruptyequest pin 5: Interrupt request pin with programmable rising/falling edge. <br> Address: Address bus 16. <br> WUINTO <br> Wake up input 0: Wake up request pin with programmable rising, falling or both falling and rising edge. |
| PD1 <br> TI9 <br> INT6 <br> A17 <br> WUINT1 | 42 | 1 |  | Port D1: I/O port. <br> Timer input 9: Input pin for timer 9. <br> Interrupt request pin 6: Rising-edge interrupt request pin. <br> Address: Address bus 17. <br> WUINT1 <br> Wake up input 1: Wake up request pin with programmable rising, falling or both falling and rising edge. |
| $\begin{array}{\|l} \hline \text { PD2 } \\ \text { TO8 } \\ \text { A18 } \\ \text { WUINT2 } \end{array}$ | 43 | 1 | in/out <br> out <br> out <br> in | Port D2: I/O port. <br> Timer output 8: Output pin for timer 8 <br> Address: Address bus 18. <br> WUINT2 <br> Wake up input 2: Wake up request pin with <br> $\sqrt{1}$ programmable rising, falling or both falling and rising edge. |

Table 2.2.2 Input/output pins (2/4)

| Pin name | Pin number | Number of pins | In/Out | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \hline \text { PD3 } \\ & \text { TO9 } \\ & \text { A19 } \\ & \text { WUINT3 } \end{aligned}$ | 44 | 1 | in/out <br> out <br> out <br> in | Port D3: I/O port. <br> Timer output 9: Output pin for timer 9 Address: Address bus 19. <br> Wake up input 3: Wake up request pin with programmable rising, falling or both falling and rising edge. |
| PD44 TIA INT7 A20 WUINT4 | 45 | 1 | in/out <br> in <br> in <br> out <br> in | Port D4: I/O port. <br> Timer input A: Input pin for timer A <br> Interrupt request pin 7 : Interrupt request pin with programmable rising/falling edge. <br> Address: Address bus 20. <br> Wake up input 4: Wake up request pin with <br> programmable rising, falling or both falling and rising edge. |
| PD5 TIB A21 WUINT5 | 46 | 1 | in/out <br> in <br> out <br> in | Port D5: I/O port. <br> Timer input B: Input pin for timer B. <br> Address: Address bus 21. <br> Wake up input 5: Wake up request pin with programmable rising, falling or both falling and rising edge. |
| $\begin{aligned} & \hline \text { PD6 } \\ & \text { TOA } \\ & \text { A22 } \\ & \text { WUINT6 } \end{aligned}$ | 47 | 1 | in/out <br> out <br> out <br> in | Port D6: I/O port. <br> Timer output A: Output pin for timer A. <br> Address: Address bus 22. <br> Wake up input 6: Wake up request pin with programmable rising, falling or both falling and rising edge. |
| PD7 <br> TOB <br> A23 <br> WUINT7 | 48 | 1 | in/out out out in | Port D7: I/O port. <br> Timer output B: Output pin for timer B. <br> Address: Address bus 23. <br> wuintz <br> Wake up input 7: Wake up request pin with programmable rising, falling on both falling and rising edge. |
| $\begin{array}{\|l\|} \hline \text { PFO } \\ \text { TXDO } \\ \hline \end{array}$ | 12 | 1 | in/out out | Port FO: I/O port. <br> Serialinterface channel 0: Transmission data. |
| $\begin{aligned} & \hline \text { PF1 } \\ & \text { RXD0 } \end{aligned}$ | 11 | 1 | $\begin{aligned} & \text { in/out } \\ & \text { in } \end{aligned}$ | Port F1: $/$ /O port. <br> Serial interface channel 0: Receive data. |
| $\begin{aligned} & \hline \text { PF2 } \\ & \text { SCLK0 } \\ & \hline \text { CTS0 } \end{aligned}$ | 10 | ${ }^{1}$ |  | Port F2: I/O port. <br> Serial interface channelo: clock input/output. <br> Serial interface chamel 0 ; Data ready to send. (Clear-to-send) |
| $\begin{array}{\|l\|l} \text { PF3 } \\ \text { TXD1 } \\ \hline \end{array}$ | 9 | $1<$ | $\begin{array}{l\|} \hline \text { in/out } \\ \hline \text { out } \\ \hline \end{array}$ | Port F3: \{ 10 port. Serial interface channel 1. Transmission data. |
| $\begin{array}{\|l\|} \hline \text { PF4 } \\ \text { RXD1 } \end{array}$ | 8 | 1 | $\begin{aligned} & \text { in/out } \\ & \text { inf } \end{aligned}$ | Port F4: I/O port. <br> Serial interface channel 1: Receive data. |
| $\begin{array}{\|l} \hline \text { PF5 } \\ \text { SCLK1 } \\ \hline \text { CTS1 } \\ \hline \end{array}$ | 7 |  | in/out <br> in/out <br> in | Port F5: I/O port. <br> Serial interface channel 1: Clock input/output. <br> Serial interface channel 1: Data ready to send. (Clear-to-send) |
| $\begin{array}{\|l\|} \hline \text { PF6 } \\ \text { TX } \end{array}$ | $6$ | $1)^{2}$ | in/out out | Port F6: I/O port. CAN: Transmission data. |
| $\begin{aligned} & \mathrm{PF7} \\ & \mathrm{RX} \\ & \hline \end{aligned}$ | $5$ | 1 |  | Port F7: I/O port. CAN: Receive data. |
| PG0 to PG7 <br> ANO to AN7 | 89 to 96 | 8 | in | Port G: Input-only port. <br> Analog input 0 to 7: AD converter input pins. |
| $\begin{aligned} & \hline \text { PL0 to PL3 } \\ & \text { AN8 to AN11 } \\ & \hline \end{aligned}$ | 97 to 100 | 4 | $\begin{array}{\|l\|} \hline \text { in } \\ \text { in } \\ \hline \end{array}$ | Port LO to L3: Input-only port. <br> Analog input 8 to 11: AD converter input pins. |
| $\begin{array}{\|l} \hline \mathrm{PM} 0 \\ \mathrm{SS} \\ \mathrm{AB} \\ \hline \end{array}$ | 16 | 1 | in/out <br> in <br> out | Port M0: I/O port. SEI: Slave select input. Address: Address bus 8. |
| $\begin{array}{\|l} \hline \text { PM1 } \\ \text { MOSI } \\ \text { A9 } \\ \hline \end{array}$ | 17 | 1 | $\begin{array}{\|l\|} \hline \text { in/out } \\ \text { in/out } \\ \text { out } \\ \hline \end{array}$ | Port M1: I/O port. SEI: Master output, slave input. Address: Address bus 9 . |

Table 2.2.3 Input/output pins (3/4)

| Pin name | Pin number | Number of pins | In/Out | Function |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{PM} 2 \\ & \mathrm{MISO} \\ & \mathrm{~A} 10 \end{aligned}$ | 18 | 1 | in/out <br> in/out <br> out | Port M2: I/O port. <br> SEI: Master input, slave output. <br> Address: Address bus 10. |
| PM3 <br> SECLK <br> A11 | 19 | 1 | in/out <br> in/out <br> out | Port M3: I/O port. <br> SEI: Clock input/output. <br> Address: Address bus 11. |
| PM4 SCK2 | 14 | 1 | in/out <br> in/out | Port M4: I/O port. <br> SBI channel 2: Clock input/output at SIO mode. |
| $\begin{array}{\|l\|} \hline \text { PNO } \\ \text { SCKO } \end{array}$ | 59 | 1 | in/out in/out | Port NO: I/O port. <br> SBI channel 0: Clock input/output at SIO mode. |
| $\begin{array}{\|l} \text { PN1 } \\ \text { SO0 } \\ \text { SDA0 } \end{array}$ | 60 | 1 | in/out out in/out | Port N1: I/O port. <br> SBI channel 0: Output data input/output at SIO mode <br> SBI channel 0: Data input/output at ${ }^{12} \mathrm{C}$ mode |
| $\begin{aligned} & \text { PN2 } \\ & \text { SIO } \\ & \text { SCLO } \end{aligned}$ | 62 | 1 | $\begin{aligned} & \text { in/out } \\ & \text { in } \\ & \text { in/out } \end{aligned}$ | Port N2: I/O port. <br> SBI channel 0: Input data at S1O mode <br> SBI channel 0: Clock input/output at $1^{2} \mathrm{C}$ mode |
| PN3 <br> SCK1 <br> A12 | 64 | 1 | in/out <br> in/out <br> out | Port N3: I/O port. <br> SBI channel 1: Clock inplit/output at SIO mode Address: Address bus 12 . |
| PN4 SO1 SDA1 A13 | 65 | 1 | in/out <br> out <br> in/out <br> out | Port N4: I/O port. <br> SBI channel 1: Output data at SIO mode SBI channel 1: Data input/output at $\mathrm{I}^{2} \mathrm{C}$ mode Address: Address bus 13. |
| $\begin{aligned} & \text { PN5 } \\ & \text { SI1 } \\ & \text { SCL1 } \\ & \text { A14 } \end{aligned}$ | 66 | 1 | in/out <br> in <br> in/out <br> out | Port N5: IMO port. <br> SBI channel 1: Input data at SO mode <br> SBI channel 1. Clock input/output at $1^{2} \mathrm{C}$ mode <br> Address: Address bus 14 |
| PN6 <br> SO2 <br> SDA2 <br> A15 | 67 | 1 | in/out out | Port N6: I/O port. <br> SBI channel 2: Output data at SIO mode <br> SBI channel 2: data input qutput at 12C mode <br> Address: Address bus 15. |
| NMI | 39 | 1 | in | Non-maskable interfupt:/Interrupt request pin with programmable falling or both falling and rising edge. |
| INTO | 37 | 1 |  | Interrupt request pin 0: Interrupt request pin with programmable level or rising-edge. |
| AM0,1 | 80, 78 | 2 | in | Address Mode selectión: Connect AM0 pin to L and AM1 pin to H for Single Chip mode. |
| TEST0,1 | 76, 71 < | $210$ | in | Test mode pins: Should be tied to GND. |
| CLK | $77 \sim$ | $1$ | out | Rrogrammable clock output (with pull-up resistor) |
| X1/X2 | 74, 72 | $2)$ | in/out | High-frequency oscillator connecting pins: To drive these pins with an external clock, apply clock signals of 3.3 V . |
| XT1/XT2 | $70,69$ | 2 | in/out | Low-frequency oscillator connecting pins: To drive these pins with an external clock, apply clock signals of 3.3 V . |
| $\overline{\text { RESET }}$ | 79 | 1 | in | Reset: Initializes LSI (with pull-up resistor). |
| VREFH | 4 | 1 | in | $A D$ reference voltage high |
| VREFL | 3 | 1 | in | AD reference voltage low |
| ADVCC | 2 | 1 | - | Power supply pin for AD converter (+5V): Connect the ADVCC pin to 5-V power supply. |
| ADVSS | 1 | 1 | - | GND pin for AD converter: Connect the ADVSS pin to GND (0V). |

Table 2.2.4 Input/output pins (4/4)

| Pin name | Pin <br> number | Number <br> of pins | In/Out |  |
| :--- | :--- | :--- | :--- | :--- |
| DVCC5 | 15,40, <br> $50,61,75$ | 5 | - | Fower supply pins (+5V): Connect all the DVCC5 pins to 5-V power supply. |
| DVCC3 | $36,68,86$ | 3 | - | Power supply pins (+3.3V): Connect all the DVCC3 pins to REGOUT pin. |
| DVSS | $13,38,51$, <br> $63,73,88$ | 6 | - | GND: Connect all DVSS pins to GND (0V). |
| REGOUT | 49 | 1 | out | Regulator output 3.3V: Connect capacitor to stabilize the regulator output. |
| REGEN | 52 | 1 | in | Regulator enable pin: Should be set to H or OPEN (with pull-up resistor). |



## 3. Operation

This section describes the basic functions and operations of the TMP92CD54I for each functional block.

### 3.1 CPU

The TMP92CD54I incorporates a high-performance, high-speed 32-bit CPU , the TLCS-900/H1.

### 3.1.1 CPU Overview

The TLCS-900/H1 is a high-performance, high-speed CPU based on the TLCS-900/L1 and has a built-in data bus extended to 32 bits to enable faster processing.

Table 3.1.1 shows an overview of the CPU built into the TMP92CD54I.:
Table 3.1.1 CPU Overview

| Properties | TLCS-900/H1 |
| :---: | :---: |
| Width of CPU Address Bus | 24 bit $\sim \sim$ |
| Width of CPU Data Bus | 32 bit $\quad \ggg$ |
| Internal Operating Frequency | 16 to 20 MHz (fosc $=8$ to 10 MHz ) |
| Minimum Bus Cycle (Internal RAM) | 1 clock access (50ns @ fosc $=10 \mathrm{MHz}$ ) |
| Internal RAM | 32 bit 1 clock access |
| Internal ROM | 32 bit interleave 2-1-1-1 clock access |
| Internal I/O | 8/16 bit 2 clock access |
|  | SEI, SIO, WDT,, <br> 8 bit Timer, <br> 8 bitock access <br> 16 bit Timer, <br> RTC, 10-bit ADC, <br> SBI, CAN |
| External Device $(\quad)$ | 8 bit 2 clock access (can insert wait cycles) |
| Minimum Instruction Execution Cycle | 1 clock ( 50 ns at fosc $=10 \mathrm{MHz}$ ) |
| Conditional Jump $\longrightarrow$ | 2 clock (100ns at $\mathrm{f}_{\text {OSC }}=10 \mathrm{MHz}$ ) |
| Instruction Queue Buffer | 12 byte |
| Instruction Set | Compatible with TLCS-900, 900/H, 900/L, 900/L1 and 900/H2 (NORMAL, MIN, MAX and LDX instructions are not supported) |
| Micro DMA | 8 channels |

### 3.1.2 Reset

To apply a reset to the TMP92CD54I, drive the $\overline{\text { RESET }}$ input pin Low for at least $4 \mu \mathrm{~s}$ (when fosc $=10 \mathrm{MHz}$ ) when the internal oscillator and clock multiplier are operating stably with the supply voltage in the normal operating range.

The clock multiplier is bypassed during the reset period so that the system clock frequency, fe, becomes 5 MHz (when fosc $=10 \mathrm{MHz}$ ).

When a reset is accepted, the CPU operates as follows:

- Sets the Program Counter (PC) as follows in accordance with the Reset Vector stored at address FFFF00H to FFFF02H:

$$
\begin{array}{ll}
\mathrm{PC}<0 \text { to } 7> & \leftarrow \text { data in location FFFF00H } \\
\mathrm{PC}<8 \text { to } 15> & \leftarrow \text { data in location FFFF01H } \\
\text { PC }<16 \text { to } 23> & \leftarrow \text { data in location FFFF02H }
\end{array}
$$

- Sets the Stack Pointer (XSP) to 00000000H.
- Sets bits <IFF0 to IFF2> of the Status Register (SR) to 111 (thereby setting the Interrupt Level Mask Register to level 7).
- Clears bits <RFP0 to RFP1> of the Status Register to 00 (thereby selecting Register Bank 0).

When a reset is released, the CPU starts fetching and executing instructions according to the program counter (PC). The registers withing the CPU other than those shown above remain unchanged.

A reset being accepted also causes the built-in I/O, input/øutput port and other pins to be initialized as follows:

- Initializes the internal I/O registers as table of "Special Function Register" in Section 5.
- Sets the port pins. including the pins that also act as internal I/O, to General-Purpose Input or Output Port Mode.


When the RESET input pin is driven High, the built-in clock multiplier starts operating and the internal reset is released after the setting time for the circuit ( 1.6384 ms when fosc $=10 \mathrm{MHz}$ ) elapses.

Upon a power-on reset, the control signals for the memory controller are unstable, possibly resulting in backup data being rewritten in external RAM connected to the TMP92CD54I.


When the RESET input pin goes Low, the input/output ports are initialized to input mode and the CLKOUT pin output setting is initialized to High-Z output. The CLKOUT pin outputs High because it is pulled up/within the device. Since the pull-up circuit operates on the DVCC3 supply, however, the internal transistor on/off operation is not stable while the DVCC3 supply is rising, resulting in either a High-Z or High (pulled up) output.

### 3.1.3 Selecting a Startup Mode

Set TEST0 and TEST1 to GND, AM0 to Low and AM1 to High to select single-chip mode.
Table 3.1.2 Operation Mode Setup

| Operation Mode | Mode Setup input pin |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | RESET | AM1 | AM0 | TEST1 | TEST0 |
| Single-chip Mode |  |  |  |  |  |



### 3.2 Memory Map

Figure 3.2.1 shows a memory map of the TMP92CD541I.


Note 1: When an emulator is used, 64 Kbytes of the 16 -Mbyte space are used to control the emulator and not available to the user.
Note 2:Accessing the emilator control space causes the $\overline{W R}$ and $\overline{R D}$ signals to be output. This should be taken into account when usíng expanded memory.
Note 3: The last 16 bytes (addresses FFFFFOH to FFFFFFFH) in the vector table are reserved as internal space and cannot be used.
Note 4: If memory devices having different bus widths are located at contiguous addresses, any access spanning those devices should not be executed with a single instruction. Such an attempt may prevent data from being read or written normally.

### 3.3 Clock Function and Standby Functions

### 3.3.1 System Clock Block Diagram



Figure 3.3.1 Block Diagram of System clock


### 3.3.2 Standby Controller

(1) Halt Mode

Executing the HALT instruction (stop instruction) sets the operating mode to any of IDLE2, IDLE1, IDLE3 and STOP depending on the setting of CLKMOD[HALTM1:0](HALTM1:0).


Figure 3.3.2 Clock Mode Register


The following shows whether individual blocks operate or stop in each mode:

1. IDLE2 mode: Only the CPU is stopped.

Each built-in I/O block has a bit that controls whether it operates or stops in IDLE2 mode.
The bits shown in Table 3.3.1 are used to control the operation of built-in I/O blocks.
Table 3.3.1 the registers to control operation during Idle2 Mode

| Internal I/O | SFR Regist |
| :---: | :---: |
| TIMER0,TIMER1 | TRUN01<12T01> |
| TIMER2,TIMER3 | TRUN23<12T23> |
| TIMER4,TIMER5 | TRUN45<12T45> |
| TIMER6,TIMER7 | TRUN67<12T67> |
| TIMER8 | TRUN8<12T8> |
| TIMERA | TRUNA<12TA> |
| SIOO | SC0MOD1412SO> |
| SIO1 | SC1MOD1<12S1> |
| SBIO | SB10BRO<12SB10> |
| SBI1 | SB11BR0<12SBI1> |
| SBI2 | SBI2BRO<12SBI2> |
| A/D converter | ADMOD1<I2AD> |
| WDT | WDMOD<12WDT> |

2. IDLE1 mode: Only the low-speed oscillator and high-speed oscillator operate.
3. IDLE3 mode: Only the low speed oscillator and RTC operate.
4. STOP mode: All internal circuits are stopped.

Table 3.3.2 shows which blocks operate and stop during halt mode.

Table 3.3.2 I/O operation during Halt Modes

(2) Releasing a halt mode

A halt mode can be released with a reset or an interrupt request. Available halt release sources depend on the state of the interrupt mask register $<$ IFF2:0 $>$ and the halt mode.

Table 3.3.3 shows details.

- Release using an interrupt request

Whether a halt state is released with an interrupt request depends on the interrupt enable status. If the interrupt request level set before the execution of the HALT instruction is greater than or equal to the value stored in the interrupt mask/register, the halt mode is released, followed by interrupt handling for that interrupt source, after which processing is started from the instruction next to the HALT instruction. If the interrupt request level is lower than the value in the interrupt mask register, the halt mode is not released (a nonmaskable interrupt, however, always causes the halt mode to be released and the interrupt to be handled, regardless of the mask register value).

Only an INT0 interrupt, however, releases the halt mode even if the interruptrequest level is lower than the value in the interrupt mask register. In that case, interrupt handling is not performed and processing is started from the instruction next to the HALT/instruction (the INT0 interrupt request flag maintains the value of "1").

- Release with a reset

A reset causes all halt modes to be released.


To release STOP or IDLE3 mode, however, it requires a sufficient reset time ( 10 ms or longer when $\mathrm{fosc}=10 \mathrm{MHz}$ ) for the internal oscillator to operate stably.

When a halt mode is released with a reset, the data in built-in RAM can hold the values it had immediately before entering the halt state but other settings are initialized (a release with an interrupt allows both RAM data and other settings to maintain their pre-halt values).

Table 3.3.3 Source of Halt state clearance and Halt clearance operation

| Status of Received Interrupt |  |  | Interrupt Enabled(interrupt level) $\geq$ (interrupt mask) |  |  |  | Interrupt Disabled (interrupt level) < (interrupt mask) |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Halt mode | Idle2 | Idle1 | Idle3 | Stop | Idle2 | Idle1 | Idle3 | Stop |
|  |  | NMI INTWDT | $\begin{aligned} & \text { © } \\ & \text { © } \end{aligned}$ | ® $\times$ | $0^{+1}$ $\times$ $\times$ | © ${ }^{\text {+1 }}$ $\times$ $\times$ | - | - | - | - |
|  |  | INTO | ® | ® | $\bigcirc^{+1+2}$ | $\bigcirc^{* 1+2}$ | O | O | $0^{*+2}$ | $\mathrm{O}^{* 1+2}$ |
|  |  | INTO [MASK] | 0 | 0 | $0^{+1+2}$ | $\mathrm{O}^{x_{1}+2}$ | $\bigcirc$ | Q | $0^{x_{1}+2}$ | $\mathrm{O}^{+1+2}$ |
|  |  | INT1 to 7 | ® | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ | $\times$ |
|  |  | INTTO to 7 | ® | $\times$ | $\times$ | $\times$ | 5 | $\times$ | $\times$ | $\times$ |
|  |  | INTTR8 to B | ® | $\times$ | $\times$ | $\times$ |  | $\times$ | $\times$ | $\times$ |
|  |  | INTTO8, INTTOA | ๑ | $\times$ | $\times$ |  |  | $\times$ | $\times$ | $\times$ |
|  |  | INTRX0 to 1, TX0 to 1 | ® | $\times$ | $\times$ |  |  | $\times$ | $\times$ | $\times$ |
|  |  | INTCRO, INTCTO, INTCGO | ® | $\times$ | $\times$ |  | $x$ | $\times$ | $\times$ | $\times$ |
|  |  | INTSEMO, EO, RO, T0 | ® | $\times$ | $\times$ | $x$ |  | $\times$ | $\times$ | $\times$ |
|  |  | INTSBE0, S0, E1, S1, E2, S2 | ® | $\times$ | $\times$ |  | $\bigcirc \times$ |  |  | $\times$ |
|  |  | INTAD | ® | $\times$ |  |  |  |  |  |  |
|  |  | All the above-mentioned interrupts [MASK] | $\times$ | $\times$ |  |  | $\times$ | ( $\times$ | ${ }^{1}$ | $\times$ |
|  |  | INTRTC | ® | ® |  | x | 0 | $\bigcirc$ | ${ }^{+1}$ | $\times$ |
|  |  | INTRTC [MASK] | $\bigcirc$ | $\bigcirc$ | $Q^{1}$ | $\times$ | $\bigcirc$ | $\bigcirc$ | $0^{+1}$ | $\times$ |
|  |  | RESET | © | © | (0) | ® | ${ }^{(1)}$ | (2) | ® | ® |

© : Upon release from a halt, the CPU starts handling the interrupt (RESEX causes the device to be initialized).

O: Upon release from a halt, the CPU starts processing from the instruction next to the HALT instruction.
$x$ : Cannot be used to release a halt.

- : These combinations are not available because the interrupt priority level (interrupt request level) for nonmaskable interrupts is fixed to $\rightarrow 7$ (top priority).
*1: A halt is released after a warm-up time elapses.
*2: Any WUINT interrupt (WUINTO to 7) causes an INTO interrupt to occur.
Note 1: To release a halt using a level-mode INTO interrupt in the interrupt-enabled state, hold it High until interrupt handting starts. If it is drivenLow before interrupt handling starts, the interrupt cannot be handled normally.

Note 2: When using an INT5 to INT7 externat interrupt in IDLE2 mode, set TRUN8<12T8> and TRUNA<12TA> to 1.

## (Example-clearing IDLE1 Mode)

An INTO interrupt in edge mode is used to release a halt in IDLE1 mode.

(3) Operation in each mode

1. IDLE2 Mode

In IDLE2 mode, the system clock is supplied only to the built-in I/O blocks specified with the built-in I/O operation control bits and the CPU stops executing instructions.

Figure 3.3.3 shows an example timing for releasing a halt state using an interrup.


Figure 3.3.3 Timing chart for (dle2 Mode Halt state cleared by interrupt

## 2. IDLE1 mode

In IDLE1 mode, only theinternal oscillator/operates with the system clock for the CPU stopped.

In the halt state, interfupt request sampling is performed asynchronously to the system clock. The halt state is, however, released in syne with the system clock.

Figure 3.3 .4 shows an example timing for releasing a halt state using an interrupt.


Figure 3.3.4 Timing chart for Idle1 Mode Halt state cleared by interrupt
3. IDLE3 mode

In IDLE3 mode, all internal circuits other than the low-speed oscillator and RTC, including the high-speed oscillator, are stopped. The pin states in IDLE3 mode depends on the setting of WDMOD<DRVE>. Table 3.3.5 shows the states of pins in IDLE3 mode.

The halt state in IDLE3 mode can be released with an external interrupt using the $\overline{\text { NMI }}$, INT0, or WUINT0 to 7 pin (INT0 interrupt), an internal interrupt using INTRTC, or a reset.

Upon released from the halt state, the system clock output starts after the high-speed oscillator warm-up time and clock multiplier settling time elapse.

The warm-up time for the high-speed oscillator is counted using the warm-up counter within the TMP92CD54I. Once that counting ends, the device starts counting the settling time for the clock multiplier. This mechanism results in the high-speed oscillator warm-up time ( 1.6 ms ) being included in the time required between the halt release signal being input and the system clock being output even in a system using an external oscillator that does not need oscillation settling time.

When using a reset to release a halt, ensure that the reset signalis held Low until the high-speed oscillator operates stably.

Figure 3.3.5 shows an example timing for releasing a halt stateusing an interrupt.

(Note); Once the halt state is released, interrupt handling starts after the oscillator startup time (tsTA), warm-up time (approx. 1.6 ms ) and clock multiplier settling time (approx. 1.6 ms ) elapse. For details of the startup time $\left(\mathrm{t}_{\mathrm{sTA}}\right)$, contact the oscillator manufacturer..


Figure 3.3.5 Timing chart for Idle3 Mode Halt state cleared by interrupt
4. STOP mode

In STOP mode, all internal circuits are stopped. The pin states in STOP mode depends on the setting of WDMOD $<\mathrm{DRVE}>$. Table 3.3 .5 shows the states of pins in STOP mode.

The halt state in STOP mode can be released with an external interrupt using the $\overline{\text { NMI }}$, INT0, or WUINT0 to 7 pin (INT0 interrupt) or a reset.

Upon released from the halt state, the system clock output starts after the high-speed oscillator warm-up time and clock multiplier settling time elapse.

The warm-up time for the high-speed oscillator is counted using the warm-up counter within the TMP92CD54I. Once that counting ends, the device starts counting the settling time for the clock multiplier. This mechanism results in the high speed oscillator warm-up time ( 1.6 ms ) being included in the time required between the halt release signal being input and the system clock being output even in a system using an external oscillator that does not need oscillation settling time.

When using a reset to release a halt, ensure that the reset signal is held Low until the high-speed oscillator operates stably.

In STOP mode, the value of the RTCFC register is initialized even if the halt is released with an interrupt. It is, therefore, necessary to reset RTCFC after releasing the halt.

(Note); Once the halt state is released, interrupt handling starts after the oscillator startup time (tsta), warm up time (approx. 1.6 ms ) and clock multiplier settling time (approx. 1.6 ms ) elapse. For details of the startup time ( tsTA ), contact the oscillator manufacturer..

Table 3.3.4 Warming-up time and clock doubler stable time after clearance of Stop Mode and Idle3 Mode (@fc=20MHz)

| Warm-up time | $1.6 \mathrm{~ms}\left(2^{14} / \mathrm{f}_{\mathrm{OSc}}\right)$ |
| :---: | :---: |
| Clock doubler stable time | $1.6 \mathrm{~ms}\left(2^{14} / \mathrm{f}_{\mathrm{osc}}\right)$ |
| $\mathrm{fc}=2 \times \mathrm{f}_{\mathrm{OSC}}$ |  |

Table 3.3.5 Pin states in IDLE3 and STOP Mode

| Pin Names | I/O | <DRVE> $=0$ | <DRVE> = 1 |
| :---: | :---: | :---: | :---: |
| P00 to 07 | Input Mode | Invalid |  |
|  | Output Mode | Output |  |
|  | D0 to D7 | High-Z |  |
| P40 to 47/A0 to 7 | Input Mode | Invalid |  |
|  | Output Mode | High-Z | Output |
| P70,P71,P73 to 75/ | Input Mode | Invalid |  |
| $\overline{\mathrm{RD}}, \overline{\mathrm{WR}}, \overline{\mathrm{CS}}$ to $\overline{\mathrm{WAIT}}$ | Output Mode | High-Z | Output |
| P72/SI2/SCL2 | Input Mode | Input |  |
|  | Output Mode | Input | S Output |
| PC0 to PC5/TIO to TO7 | Input Mode | Invatid |  |
|  | Output Mode | High-Z Output |  |
| PD0 to PD7/TI8 to TOB | Input Mode | Input ${ }^{\text {a }}$ |  |
|  | Output Mode | High-Z | Output |
|  | WUINT0 to 7 | Input |  |
| PF0 to PF7/TXD0 to RX | Input Mode |  |  |
|  | Output Mode | High-Z | Output |
| PG0 to PG7/AN0 to AN7 | Input Mode | Invalid |  |
| PL0 to PL3/AN8 to AN11 | Input Mode | Invalid |  |
| PMO to PM4 | Input Mode | Invalid |  |
| I $\overline{\mathrm{SS}}$ to SCK2 | Output Mode | $\langle$ High-Z $>$ | Output |
| PN0 to PN6 | Input Mode | Invatid |  |
| /SCK0 to SO2\&SDA2 | Output Mode | High-Z | Output |
| $\overline{\mathrm{NMI}}$ | Input |  |  |
| INTO | Input | Input |  |
| RESET | Input | Input |  |
| AM0, AM1 | Input | input |  |
| TEST0, TEST1 | Input | Input |  |
| X1 | Input | Invalid |  |
| X2 | Output | H Level Output |  |
| XT1 | Input | Operate (IDLE3, RTCFC<XTEN>=1) |  |
| XT2 | Outpat |  | $E N>=1$ |
| CLK | Output | $\qquad$ | $\begin{aligned} & \text { KOE>=0) } \\ & \text { M1:0>=00) } \\ & \text { LKM1:0>=10) } \end{aligned}$ |

Input $:$ The input gate is functioning. Apply a Low or High level to prevent the input pin from floating

Output: Placed in the output state
Invalid: The inputis invalid.
High-Z : High impedance.
Note) when RTCFC $<X T E N>=1$.

### 3.4 Interrupts

Interrupts for the TLCS-900/H1 are controlled using the CPU interrupt mask flip-flop (SR[IFF2:0](IFF2:0)) and the interrupt controller.

The TMP92CD54I supports the following 60 interrupt sources:

Interrupts generated by CPU: 9 sources

- Software interrupts: 8 sources
- Illegal Instruction interrupt: 1 source

Internal interrupts: 42 sources

- Internal I/O interrupts: 34 sources
- Micro DMA Transfer End interrupts: 8 sources

External interrupts: 9 sources

- Interrupts on external pins ( $\overline{\mathrm{NMI}}$, INT0 to INT )

Each interrupt source is assigned a unique interruptyector number (fixed) and each maskable interrupt can be assigned one of six priority levels (variable). Nonmaskable interrupts have a fixed priority level of 7 (top priority).
When an interrupt occurs, the interrupt controller sends the prioritylevel of that interrupt source to the CPU. When more than one interrupt occurs simultaneously, it sends the highest priority level to the CPU (the highest possible levelis 7 for nonmaskable interrupts).
The CPU compares the sent priority evel with the value in the CPU interrupt mask register (IFF2:0) and, if the priority level is higher than the interrupt mask register setting, accepts the interrupt.
Software interrupts and undefined instruction execution interrupts, however, occur independently of the IFF2:0 setting.

The value of the interrupt mask register $\mathrm{SR}<\mathrm{IFF} 2: 0>$ can be modified using the EI instruction (EI num, where num specifies the contents of $\mathrm{SR}<\mathrm{IFF2}: 0>$ ). For example, programming "EI 3" enables maskable interrupts having a priority level of 3 or higher, as specified with the interrupt controller, and nonmaskable interrupts to be accepted. Executing the EI or "EI 0 " instruction enables all nonmaskable intermupts and maskable interrupts having a priority level of 1 or higher to be accepted. (Therefore, they are equivalent to "EI 1".)
The DI instruction (specifying 7 for $\operatorname{SR}<\mathrm{IFF} 2: 0>$ ) is functionally equivalent to "EI 7 " and used to disable the acceptance of maskable interrupts because they have priority levels of 0 to 6 . The EI instruction is effective immediately after it is executed.
Interrupts for the TLCS-900/H1 also supports micro DMA handling mode in addition to the general-purpose interrupt handling mode described above. In micro DMA mode, the CPU automatically transfers data (1, 2, or 4 bytes). It enables fast data transfer to internal/external memory and built-in $I / 0$.
Moreover, the TMP92CD54D supports a soft start function, which enables software to issue a micro DMA request, rather than given from an interrupt source.

Figure 3.4.1 shows the entire interrupt handling flow.


### 3.4.1 General-purpose interrupt handling

When the CPU accepts an interrupt, it performs the following operation. For software interrupts issued by the CPU and undefined instruction execution interrupts, the CPU only performs steps (2), (4), and (5) without executing steps (1) and (3). The following steps are similar to those for the TLCS-900/L, TLCS-900/H, TLCS-900/L1, and TLCS-900/H2.
(1) The CPU reads an interrupt vector from the interrupt controller.

If two or more interrupts having the same priority level occursimultaneously, the CPU issues an interrupt vector according to the default priorities (fixed: smaller vector values have higher priority) and clears the interrupt request.
(2) The CPU pushes the program counter (PC) and status register (SR) into the stack area (pointed to by XSP).
(3) Set the CPU interrupt mask register $\mathrm{SR}<$ IFF2:0> to the value of the accepted interrupt level plus one. If the value is 7 , however, the value of 7 is set without being incremented.
(4) Increment the interrupt nesting counter INTNEST by one.
(5) The CPU jumps to the address indicated with the data at address (FFFFOOH + interrupt vector) and then starts the interrupt handling routine.

Upon the completion of interrupt handling, usually use the RETLinstruction to return to the main routine. This instruction restores the values of the program counter (PC) and status register (SR) from the stack and then decrement the interrupt nesting counter (INTNEST) by one.
The acceptance of nonmaskable interrupts cannot be disabled programmatically. On the other hand, maskable interrupts can be enabled or disabled programmatically and can be assigned priorities for each interrupt source (an interrupt leve 1 of 0 or 7 disables the interrupt request). The CPU accepts an interrupt if the priority level of the interrupt request is higher than the value of its interrupt mask register SR[LFF2:0](LFF2:0). It then Sets the mask register $<$ IFF2:0> to the value of the accepted priority plus one. Therefore, if any interrupt having a priority higher than the interrupt currently beins handled occurs, the CPU accepts that interrupt request, resulting in interrupt handling beingnested.
If another interrupt request is issued while the CPU is performing steps (1) to (5) above for an interrupt it has ace epted, the new interrupt request is sampled immediately after the first instruction of the interrupt handling routine is executed. The DI instruction can be used as the first instruction to prohibit the nesting of maskable interrupts.
Upon a reset, the CPU mask register SR[IFF2:0](IFF2:0) is initialized to 7, which disables maskable interrupts.
In the TMP92CD54I, memory addresses FFFF00H to FFFFEFH (240 bytes) are assigned to the interrupt vector area. Table 3.4.1 shows the interrupt table.

Table 3.4.1 TMP92CD54I Interrupt Vectors and Micro DMA Start Vectors

| Default Priority | Type | Interrupt Source and Source of Micro DMA Request | Vector Value | Address refer to Vector | Micro DMA Start Vector |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Non <br> Maskable | Reset or [SWIO] instruction | 0000H | FFFFOOH |  |
| 2 |  | [SWI1] instruction | 0004H | FFFF04H |  |
| 3 |  | Illegal instruction or [SWI2] instruction | 0008H | FFFFF08H |  |
| 4 |  | [SWI3] instruction | 000CH | FFEFOCH |  |
| 5 |  | [SWI4] instruction | 0010H | FFFF10H |  |
| 6 |  | [SWI5] instruction | 0014H | FFFFF14H) |  |
| 7 |  | [SWI6] instruction | 0018H | FFFF18H |  |
| 8 |  | [SWI7] instruction | 001 CH | FFFF-1CH |  |
| 9 |  | NMI: pin input | 0020H | FFFF20H |  |
| 10 |  | INTWD: Watchdog Timer | 0024H | FFFF24H |  |
| - | Maskable | Micro DMA | $\bigcirc$ | - | - |
| 11 |  | INTO: INT0 pin input (Note2) | 0028H | FFFF28H | OAH |
| 12 |  | INT1: INT1 pin input | 0 O 2 CH | FFFF2CH | OBH |
| 13 |  | INT2: INT2 pin input | 0030H | FFFF301 | OCH |
| 14 |  | INT3: INT3 pin input | O034H | FFFFF34 ${ }^{\text {( }}$ | ODH |
| 15 |  | INT4: INT4 pin input | 0038 H | FFFF38H | OEH |
| 16 |  | INT5: INT5 pin input | 003CH | FFFFF3CH | OFH |
| 17 |  | INT6: INT6 pin input | 0040H | FFFF4OH' | 10H |
| 18 |  | INT7: INT7 pin input | 0044H | FFFF444 | 11H |
| 19 |  | INTTO: 8-bit timer 0 | 0048H $\bigcirc$ | FFFF-48H | 12H |
| 20 |  | INTT1: 8-bit timer 1 | 004CH | FFFF4CH | 13H |
| 21 |  | INTT2: 8-bit timer 2 N | 0050H | FFFF50H | 14H |
| 22 |  | INTT3: 8-bit timer 3 | 0054H | FFFF54H | 15H |
| 23 |  | INTT4: 8-bit timer 4 | 0058H | FFFF58H | 16H |
| 24 |  | INTT5: 8-bit timer $5 \quad(\square)$ | 005 CH | FFFF5CH | 17H |
| 25 |  | INTT6: 8-bit timer $6 \rightarrow$ | 0060H | FFFF60H | 18H |
| 26 |  | INTT7: 8-bit timer 7 $\quad$ ( ) | 0064H | FFFF64H | 19H |
| 27 |  | INTTR8: 16-bit timer 8 | 0068H | FFFF68H | 1AH |
| 28 |  | INTTR9: 16-bit timer 8 | 006CH | FFFF6CH | 1BH |
| 29 |  | INTTRA: 16-bit timer $A$ | 0070H | FFFF70H | 1CH |
| 30 |  | INTTRB: 16-bit timer A | 0074H | FFFF74H | 1DH |
| 31 |  | INTTO8: 16-bit timer 8 (overflow) | 0078H | FFFF78H | 1EH |
| 32 |  | INTTOA: 16 -bit timer A (overflow) | 007CH | FFFF7CH | 1FH |
| 33 |  | INTRX0: Serial receive (Channel 0 ) | 0080H | FFFF80H | 20H (Note3) |
| 34 |  | INTTXO: Serial transmission (Channel 0) | 0084H | FFFF84H | 21H |
| 35 |  | INTRX1: Serial receive (Channel 1) | 0088H | FFFF88H | 22H (Note3) |
| 36 |  | INTTX1: Serial transmission (Channel 1) | 008CH | FFFF8CH | 23H |
| 37 |  | INTCR: CAN receive | 0090H | FFFF90H | 24H (Note3) |
| 38 |  | INTCT: CAN transmission | 0094H | FFFF94H | 25H (Note3) |
| 39 |  | INTCG: (CAN global ) | 0098H | FFFF98H | 26H (Note3) |
| $40 \times$ |  | INTSEM: SEI mode fault error | 009CH | FFFF9CH | 27H (Note3) |
| 41 |  | INTSEE: SEI transfer end / slave error | 00AOH | FFFFAOH | 28H (Note3) |
| 42 |  | INTSER: SEI receive | 00A4H | FFFFA4H | 29H |
| 43 |  | INTSET: SEI transmission | 00A8H | FFFFA8H | 2AH |
| 44 |  | INTRTC: Read Time Counter | OOACH | FFFFACH | 2BH |
| 45 |  | (reserved) | OOBOH | FFFFBOH | - |
| 46 |  | INTSBE2: SBI I2CBUS transfer end (Channel 2) | 00B4H | FFFFB4H | 2DH |
| 47 |  | INTSBS2: SBI I2CBUS stop condition (Channel 2) | 00B8H | FFFFB8H | 2EH |
| 48 |  | INTSBE0: SBI I2CBUS transfer end (Channel 0) | 00BCH | FFFFBCH | 2FH |
| 49 |  | INTSBS0: SBI I2CBUS stop condition (Channel 0) | 00COH | FFFFCOH | 30 H |
| 50 |  | INTSBE1: SBI I2CBUS transfer end (Channel 1) | 00C4H | FFFFC4H | 31H |


| Default Priority | Type | Interrupt Source and Source of Micro DMA Request | Vector Value | Address refer to Vector | Micro DMA Start Vector |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 51 | Maskable | INTSBS1: SBI I2CBUS stop condition (Channel 1) | 00C8H | FFFFC8H | 32H |
| 52 |  | INTAD: AD conversion end | 00CCH | FFFFCCH | 33H |
| 53 |  | INTTC0: Micro DMA end (Channel 0) | 00D0H | FFFFD0H | 34H |
| 54 |  | INTTC1: Micro DMA end (Channel 1) | 00D4H | FFFFD4H | 35 H |
| 55 |  | INTTC2: Micro DMA end (Channel 2) | 00D8H | FFFFD8H | 36H |
| 56 |  | INTTC3: Micro DMA end (Channel 3) | 00DCH | FFFFDCH | 37H |
| 57 |  | INTTC4: Micro DMA end (Channel 4) | O0EOH | FFFFEOH | 38 H |
| 58 |  | INTTC5: Micro DMA end (Channel 5) | 00E4H | FFFFE4H | 39 H |
| 59 |  | INTTC6: Micro DMA end (Channel 6) | 00E8H | FFFFE8H | 3AH |
| 60 |  | INTTC7: Micro DMA end (Channel 7) | OOECH | FEFFECH | 3BH |
| - <br> to <br> - |  | (reserved) | $\begin{aligned} & \text { OOFOH } \\ & \text { to } \\ & \text { OOFCH } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { FFFFFOH } \\ & \text { to } \\ & \text { FFFFFCH } \end{aligned}$ | - |

Note1: To start micro DMA, select edge detection mode.
Note2: Micro DMA processing cannot be assigned.
Note3: If an interrupt occurs with an interrupt source specified formicro DMA, it is given the highest priority among maskable interrupts (independently of the default priority assigned to each channel).

Note4: The above table lists only start addresses. Each vector consists of four bytes.

### 3.4.2 Micro DMA

The TMP92CD54I supports the micro DMA function. Interrupt requests specified for the micro DMA function are handled with the highest priority among maskable interrupts regardless of the set interrupt level.
Eight channels are provided for micro DMA and support continuous transfer using a burst specification, described later.

## (1) Micro DMA operation



When an interrupt request specified with the micro DMA start vector register is issued, the micro DMA function transfers data to the CPU with the highest priority among maskable interrupts regardless of the interrupt level assigned to the interrupt source. If SR $<$ IFF2:0> $=7$, micro DMA requests are not accepted.
The micro DMA function supports eight channels; microDMA can be specified for up to eight types of interrupt source simultaneously.

When micro DMA is accepted, the function clears theinterrupt request flag assigned to that channel, performs a single data transfer (1, 2, or 4 bytes) from the sourceaddress to the destination address, as set in the control register, and then decrements the transferred data counter. If the counter becomes 0 after being decremented, the following operation is performed:

- The CPU notifies the interrupt controller of the completion of micro DMA transfer.
- The interrupt controller issues a micro DMA transfer completion interrupt (INTTCn).
- The micro DMA start vector register, DMAnV, is cleared to 0 , thus disabling the start of subsequent micro DMA.
- Micro DMA processing is completed.


If the counter is not 0 after beîng decremented, micro DMA processing is terminated unless a burst is specified as described later. In that case, a transfer completion interrupt (INTTCn) does not occur.
If an interrupt source is used only to start micro DMA, the interrupt level for that source should be set to 0 . This is because, if that interrupt request is issued before the micro DMA start vectoris set, the CPU performs general-purpose interrupt handling if the interrupt level is 1 to 6 .
If micro DMA interrupts are shared with general-purpose interrupts, interrupt sources used to start micro DMA should have an interrupt level lower than those for all other interrupt sources.

The priority of a micro DMA transfer completion interrupt is determined according to the interrupt level and default priority, in the same way as with other maskable interrupts.
If miero DMA requests for two or more channels are issued simultaneously, requests for lower channel numbers are given higher priorities ( CH 0 is the highest and CH 7 is the lowest), regardless of their interrupt levels.
The registers that specify the transfer source and destination addresses are 32-bit control registers. The micro DMA function, however, handles 16 Mbytes of space because there are only 24 address output lines.
Three transfer modes, 1, 2 and 4 bytes, are supported. For each transfer mode, the transfer source and destination addresses can be incremented, decremented or fixed after transfer. This facilitates data transfer from memory to memory, from I/O to memory, from memory to I/O, and from I/O to I/O. For details of transfer modes, see "(4) Details of transfer mode registers."

The transferred data counter consists of 16 bits so that up to 65536 micro DMA transfers can be performed for a single interrupt source (the maximum number is allowed when the initial value of the counter is 0000 H ).

Micro DMA supports 44 types of interrupt sources: 43 sources listed in Table 3.4.1 with micro DMA start vectors, plus soft start.
Figure 3.4.2 shows micro DMA cycles in transfer address INC mode (similar in other modes, except counter mode) (with an 8 -bit external bus, 0 waits, and even-numbered source and destination addresses).


Figure 3.4.2 Timing for Micro DMA Cycle

1st and 2nd states: Instruction fetch cycle (prefetch the next instruction code)
If the instruction queue buffer is full, this cycle becomes a dummy cycle.
3rd state: $\quad$ Micro DMA read cycle
4th state:
Micro DMA write cycle
5th state:
(Same as 1st and 2nd states)
(2) Soft start function

The TMP92CD54I supports a micro DMA softstart function, which starts micro DMA when a DMAR register write cycle occurs rather than when an interrupt request is issued.

Specifically, a write of 1 to a bit in the DMAR register can start a single micro DMA transfer. Upon the completion of transfer, the DMAR register bit corresponding to the transferred channel is automaticaty eleared to 0 .
Rewriting a 1 to the-DMAR register can perform a soft start again unless the micro DMA transfer counter is 0 .

If a burst is specified with the DMAR register, once micro DMA is started, data is transferred continuously until the micyo DMA transfer counter becomes 0 .

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAR | DMA Request | 109h (no RMW) | DREQ7 | DREQ6 | DREQ5 | DREQ4 | DREQ3 | DREQ2 | DREQ1 | DREQ0 |
|  |  |  | - | R/W |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

RMW prohibited: A read-modify-write operation cannot be performed.
Figure 3.4.3 Micro DMA Request Register
(3) Transfer control registers

The following registers specify the transfer source and destination addresses. The LDC cr,r instruction is used to set data in these registers.

(4) Details of transfer mode registers


ZZ: $\quad 00=1$-byte transfer
$01=2$-byte transfer
$10=4$-byte transfer
$11=$ (reserved)
Note1: The execution times shown above are best-case values (assuming that memory access is completed in a single clock cycle).
1 state $=50 \mathrm{~ns}$ (when $\mathrm{fc}=20 \mathrm{MHz}$ )
Note2: n indicates the micro DMA channel number (0 to 7).
DMADn+/DMASnt: Post-increment (register value is incremented after transfer)
DMADn-/DMASn-: Post-decrement (register value is decremented after transfer)

Figure 3.4.5 Details of Transfer Mode Registers

### 3.4.3 Control by the interrupt controller

Figure 3.4.16 shows a block diagram of the interrupt circuit. The left half of the figure represents the interrupt controller while the right half represents the CPU interrupt request signal circuit and halt release circuit.

The interrupt controller has an interrupt request flag, interrupt priority setup register and micro DMA start vector setup register for each interrupt channel ( 51 channels in total). The interrupt request flag is used to latch an interrupt request from a peripheral device.

This flag is cleared under the following conditions:

- Upon a reset
- When the CPU accepts the interrupt and reads the vector for that interrupt.
- When the instruction that clears the interrupt is execufed (the micro DMA start vector for the interrupt source to be cleared is written to the INTCLR register).
- The CPU accepts a micro DMA request for that interrupt.
- The micro DMA burst transfer for that interrupt is completed.

Interrupt priorities can be set by writing them to the interpupt priority setup registers (INTE0AD, INTE12, and so on) that are provided for each interrupt source. One of six interrupt levels, 1 to 6 , can be set. Writing a priority level of 0 (or 7) causes the corresponding interrupt request to be disabled. Nonmaskable interrupts (NMI pin) have a fixed priority level of 7 .
If more than one interrupt request having the same priority level occurs simultaneously, the CPU accepts an interrupt according to the defautt priorities (lower priority value $=$ smaller vector). Reading bits 3 and 7 in the interrupt priority setup register returns the state of the interrupt request flag, which indicates whether an interrupt request has been issued for each channel.
Among the interrupts that have occurred simultaneously, the interrupt controller sends the highest interrupt priority level andits vector address to the CPU. The CPU compares the sent interrupt level with the interrupt mask register value [IFF2:0](IFF2:0) in the status register and, if the sent level is higher, accepts the interrupt. The GPU then sets the accepted interrupt level +1 in its $\mathrm{SR}<\mathrm{IFF} 2: 0>$ so that onty interrupt requests having a priority higher than that can be accepted in a nested manner. Upon the completion of interrupt handling (execution of the RETI instruction), the CPU restores the value of the interrupt mask register existing before the interrupt occurred in/ $\mathrm{SR}<\mathrm{IFF} 2: 0>$.
The interrupt controller has registers (eight channels) that store micro DMA start vectors. Writing a start vector (see Table 3.4.1) in this register enables micro DMA to start when the corresponding interrupt request is issued. It is necessary to set values in the micro DMA parameter registers (such as DMAS and DMAD) before enabling micro DMA processing.


Figure 3.4.6 Block Diagram of Interrupt Controller
(1) Interrupt priority setup registers


Note 1: If any bit of WUPMASK[WMK7:0](WMK7:0) is set to 1 , the input signal from the external INT0 pin is disabled. To use the external INT0 pin, write 00 H to WUPMASK[WMK7:0](WMK7:0) to disable the wakeup interrupt function.

Figure 3.4.7 Interrupt Priority Setup Registers (1/3)


Figure 3.4.8 Interrupt Priority Setup Registers (2/3)


Note: To modify an interrupt priority setup register, first execute the DI instruction to disable the acceptance of interrupts.

Figure 3.4.9 Interrupt Priority Setup Registers (3/3)
(2) Controlling external interrupts


Note 1: To switch the INTO pin mode from level to edge (IIMC<IOLE> from 1 to 0 ), first disable INTO. In that case, execute EI instruction after three cycles (after three NOP instructions are executed).

Example settings: The following shows an example of settings for switching the INTO interrupt from level to edge mode.

| DI |  | ; Disable interrupt |
| :--- | :--- | :--- |
| LD | (IIMC), XXXXXXO-B | Switch from level to edge |
| LD | (INTCLR), OAH | Clear interrupt request flag |
| NOP |  | ;Wait for 3 cycles |
| NOP |  |  |
| NOP | ; Enable interrupt $\quad X=$ Don't care"-" = No change. |  |

Note 2: The input pulse width for an external interrupt must satisfy the specification. For details, see "4. Electrical Characteristics."

Figure 3.4.10 Controlling External Interrupts

Table 3.4.2 Settings of External Interrupt Pin Function

| Interrupt | Pin name | Mode | Setting method |
| :---: | :---: | :---: | :---: |
|  |  | - Falling Edge | IIMC<NMIREE> $=0$ |
| $\overline{\mathrm{NMI}}$ | $\overline{\mathrm{NMI}}$ | $\neg \quad \begin{array}{ll} \text { Falling and } \\ \text { Rising Edges } \end{array}$ | IIMC<NMIREE> $=1$ |
| INTO | INTO | - Rising Edge | IIMC<10LE> $=0$ |
|  |  | $]^{\circ}$ L High Level | IIMC<10LE> = 1 |
| INT1 | PC0 | - Rising Edge | ) |
| INT2 | PC2 | - Rising Edge |  |
| INT3 | PC3 | - Rising Edge | - $/ 1$ |
| INT4 | PC5 | R Rising Edge | $\bigcirc$ |
| INT5 | PDO | - Rising Edge | TMOD8[CAP89M1:0](CAP89M1:0) $=0,0$ or 0,1 or 1,1 |
|  |  | F Falling Edge | TMOD8[CAP89M1:0](CAP89M1:0) = 1,0 |
| INT6 | PD1 | $\Gamma$ Rising Edge |  |
| INT7 | PD4 | - Rising Edge | TMODA $\angle C A P A B M 1: 0>=0,0$ or 0,1 or 1,1 |
|  |  | - Falling Edge | TMODA[CAPABM1:0](CAPABM1:0) $=1,0$ |
| WUINTO | PDO | F Falling and | WUPMOD $<$ WMDO $>=0$ |
|  |  | - Falling Edge | WUPMOD WMDO $=1$ and WUPEDGE<WEDO> $=0$ |
|  |  | $\nearrow \quad$ Rising Edge | WUPMOD<WMDO> $=1$ and WUPEDGE 4 WED0> $=1$ |
| WUINT1 | PD1 | $\checkmark \quad \begin{aligned} & \text { Falling and } \\ & \text { Rising Edges } \end{aligned}$ | WUPMOD<WMD1> $=0$ |
|  |  | - Falling Edge | WURMOD<WMD1> = 1 and WUUPEDGE<WED1> $=0$ |
|  |  | Rising Edge | WUPMOD<WMD1> = 1 and WUPEDGE<WED1> = 1 |
| WUINT2 | PD2 | $\checkmark \quad$Falling and <br> Rising Edges | WUPMOD<WMD2>=0 |
|  |  | - Falling Edge | WUPMOD<WMD2> $=1$ and WUPEDGE<WED2> $=0$ |
|  |  | F Rising Edge | WUPMOD<WiMD2> = 1 and WUPEDGE<WED2> $=1$ |
| WUINT3 | PD3 | $\nabla \sqrt{\text { Falling and }} \text { Rising Edges }$ | $\text { WUPMOD } \angle \text { WMMD } 3>=0$ |
|  |  | $\checkmark$ Falling Edge | WUPMOD<WMMD3> $=1$ and WUPEDGE<WED3> $=0$ |
|  |  | $\triangle$ Rising Edge | WUPMOD<WMD3> = 1 and WUPEDGE<WED3> $=1$ |
| WUINT4 | PD4 | Falling and Rising Edges | WUPMOD<WMD4> $=0$ |
|  |  | Falling Edge | WUPMOD<WMD4> $=1$ and WUPEDGE<WED4> $=0$ |
|  |  | $\sim$ Rising Edge | WUPMOD<WMD4> = 1 and WUPEDGE<WED4> = 1 |
| WUINT5 |  | $\begin{array}{ll} \text { Falling and } \\ \text { Rising Edges } \end{array}$ | WUPMOD<WMD5> $=0$ |
|  |  | Falling Edge | WUPMOD<WMD5> = 1 and WUPEDGE<WED5> $=0$ |
|  |  | - Rising Edge | WUPMOD<WMD5> = 1 and WUPEDGE<WED5> = 1 |
| WUNTT6 |  | Falling and | WUPMOD<WMD6> $=0$ |
|  | PD6 | F Falling Edge | WUPMOD<WMD6> $=1$ and WUPEDGE<WED6> $=0$ |
|  |  | - Rising Edge | WUPMOD<WMD6> = 1 and WUPEDGE<WED6> = 1 |
| WUINT7 | PD7 | $\nabla \quad$Falling and <br> Rising Edges | WUPMOD<WMD7> $=0$ |
|  |  | $\checkmark$ Falling Edge | WUPMOD<WMD7> = 1 and WUPEDGE<WED7> $=0$ |
|  |  | $\ldots$ Rising Edge | WUPMOD<WMD7> = 1 and WUPEDGE<WED7> = 1 |

(3) Interrupt request flag register

The interrupt request flag can be cleared by writing a micro DMA start vector, listed in Table 3.4.1, to the INTCLR register.

To clear the INT0 interrupt flag, for example, perform the following register operation after the DI instruction:

INTCLR $\leftarrow 0 \mathrm{AH}$; Clear INTO interrupt request flag


Figure 3.4.11 Interrupt Request Flag Register
(4) Micro DMA start vector registers

The micro DMA start vector registers are used to select the interrupt sourcesto which micro DMA processing is assigned. Interrupt sources having micro DMA start vectors that match the vector values in the registers are assigned as micro DMA start sources.
When the micro DMA transfer counter becomes 0, the interrupt controller is notified of a micro DMA transfer completion interrupt for that channel and the corresponding micro DMA start vector register is cleared, causing the micro DMA start source for the channel to be cleared. To continue micro DMA processing, therefore, it is necessary to set the micro DMA start vector register again while the micro DMA transfer completion interrupt is handled.
If the same vector is set in micro DMA start vector registers for more than one channel, smaller channels take precedence.

If the same vector is set in micro DMA start vector register for two channels, therefore, micro DMA for the channel having the smaller number is performed until the micro DMA transfer completion interrupt is issued, after which micro DMA is started for the larger-number channel unless the mič0DMA start vector for the smallernumber channel is set again.


Figure 3.4.12 Micro DMA Start Vector Registers
(5) Micro DMAburst specification

A burst-specification allows data to be transferred continuously with a single micro DMA start until the transfer count register becomes zero. A burst can be specified by writing a 1 to the bit corresponding to the micro DMA channel in the DMAB register.

| Symbol | NAME | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DMAB | DMA Burst | $\begin{gathered} \text { 108h } \\ \text { (no RMW) } \end{gathered}$ | DB,ST7 | DBST6 | DBST5 | DBST4 | DBST3 | DBST2 | DBST1 | DBST0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.4.13 Micro DMA Burst Specification

## (6) Precautions

This CPU consists of an instruction execution unit and a bus interface unit. If an instruction that clears the interrupt request flag for the interrupt controller is executed immediately before a corresponding interrupt occurs, the CPU may execute the instruction clearing the interrupt request flag(Note) before it reads the interrupt vector after accepting the interrupt. In such a case, the CPU reads the source lost vector " 0004 H " (shared with SWI1) and then reads the interrupt vector at address FFFF04H.

To avoid the above situation, any instruction that clears an interrupt request flag should be placed after the DI instruction. To change the interrupt request level to 0 , first clear the corresponding interrupt request using the INTCLR instruction before setting the interrupt request level to 0 .

In addition, note that the following two interrupts are different fromother interrupt circuits:

| INTO Level Mode | In Level Mode INTO is not an edge-triggered interrupt. Hence in Level Mode the interrupt request flip-flop for INTO does not function. The peripheral interrupt request passes through the $S$ input of the flip-flop and becomes the Q output. If the interrupt input mode/is changed from Edge Mode to Level Mode, the interrupt request flag is cleared automatically. <br> If the CPU enters the interrupt response sequence as a result of INTO going from 0 to 1, WNTO must then be hetd at 1 until the interrupt response sequence has been completed. If INTO/is set to Level Mode so as to release a Halt state, INTO must be held at 1 from the time INTO changes from Oto 1 until the Halt state is released. (Hence, it is necessary to ensure that input noise is not interpreted as a 0 , causing INTO to revert to 0 before the Halt state has been released.) When the mode changes from Level Mode to Edge Mode, interrupt request flags which were set in Level Mode will not be cleared. Interrupt request flags must be cleared using the following sequence. Also El instruction should be execuse after waiting 3-cycle. <br> DI <br> $\begin{array}{ll}\text { LD } & \text { (IIMC), } 00 \mathrm{H} \\ \text { LD } & \text { (INTCLR), OAH }\end{array}$ Switches from level to edge. <br> NOP <br> ; Wait 3-cycle <br> NOP <br> NOP <br> El |
| :---: | :---: |
|  | The interrupt request flip-flop can only be cleared by a Reset or by reading the Serial Channel Receive Buffer. It cannot be cleared by an instructión. |

Note: The following instructions and pin state change are also equivalent to an instruction that clears an interrupt request flag:

INTO: Instruction that switches to level mode after an interrupt request is issued in edge mode Change in pin input state (High to Low) after an interrupt request is issued in level mode
INTRX: Instruction that reads the receive buffer

### 3.4.4 Interrupt mask registers

The TMP92CD54I contains interrupt mask registers. Unlike the interrupt priority setup registers, the interrupt mask registers only enable or disable interrupt handling. If an interrupt source is disabled in the interrupt mask register, interrupts for that source will not occur even if it is enabled in the interrupt priority setup register. Interrupt mask registers can disable more than one interrupt source simultaneously.
Upon a reset, all bits in the interrupt mask registers are initialized to 1 (enable interrupts). To disable interrupts using the interrupt mask registers, it is necessary to write a 0 to the bit corresponding to the interrupt source.


Figure 3.4.14 Block Diagram of Interrupt Mask Control


| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTMKO | Interrupt <br> Mask <br> Control 0 | E5H | MKI7 | MKI6 | MKI5 | MKI4 | MKI3 | MKI2 | MKI1 | MKIO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | INT7 <br> 0: Mask <br> 1: Enable | INT6 <br> 0: Mask <br> 1: Enable | INT5 <br> 0: Mask <br> 1: Enable | INT4 <br> 0: Mask <br> 1: Enable | INT3 <br> 0: Mask <br> 1: Enable | INT2 <br> 0: Mask <br> 1: Enable | INT1 <br> 0: Mask <br> 1: Enable | INTO <br> 0: Mask <br> 1: Enable |
| INTMK1 | Interrupt <br> Mask <br> Control 1 | E6H | MKIT7 | MKIT6 | MKIT5 | MKIT4 | MKIT3 | MKIT2 | MKIT1 | MKITO |
|  |  |  | R/W |  |  |  |  | $\bigcirc)^{\prime}$ |  |  |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  | INTT7 <br> 0: Mask <br> 1: Enable | INTT6 <br> 0: Mask <br> 1: Enable | INTT5 <br> 0: Mask <br> 1: Enable | INTT4 <br> 0: Mask <br> 1: Enable | INTT3 <br> 0. Mask <br> 1: Enable | $\begin{aligned} & \text { NTT2 } \\ & \text { O: Mask } \\ & \text { 1: Enable } \end{aligned}$ | INTT1 <br> 0: Mask <br> 1: Enable | INTTO <br> 0: Mask <br> 1: Enable |
| INTMK2 | Interrupt <br> Mask <br> Control 2 | E7H | - | MKIRTC | MKITOA | MKITO8 | MKITRB | MKITRA | MKITR9 | MKITR8 |
|  |  |  |  |  |  |  | R/W |  |  |  |
|  |  |  | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | INTRTC <br> 0: Mask <br> 1: Enable | INTTOA <br> 0: Mask <br> 1: Enable | INTTO8 <br> 0 : Mask <br> 1: Enable | INTTRB <br> 0: Mask <br> 1: Enable | INTTRA 0 : Mask <br> 1: Enable | INTTR9 <br> $0:$ Mask <br> 1: Enable | INTTR8 <br> 0: Mask <br> 1: Enable |
| INTMK3 | Interrupt Mask <br> Control 3 | E8H | - | MKICG | MKICT | MKICR | MKITX1 | MKIRX1 | MKITXO | MKIRX0 |
|  |  |  |  | R/W |  |  |  |  |  |  |
|  |  |  | - | 1 | $1$ | ${ }_{1}$ | 1 - | $\sim 1$ | 1 | 1 |
|  |  |  |  | INTCG <br> 0: Mask <br> 1: Enable | INTCT <br> 0: Mask <br> 1: Enable | INTCR <br> 0: Mask <br> 1: Enable | INTTX1 <br> 0 : Mask <br> 1: Enable | $\begin{aligned} & \text { INTRX1 } \\ & \text { 0: Mask } \\ & \text { 1: Enable } \\ & \hline \end{aligned}$ | INTTXO <br> 0: Mask <br> 1: Enable | INTRXO <br> 0: Mask <br> 1: Enable |
| INTMK4 | Interrupt <br> Mask <br> Control 4 | E9H | - | - | - |  | MKISETO | MKISER0 | MKISEE0 | MKISEM0 |
|  |  |  |  |  | V |  | R R/W |  |  |  |
|  |  |  | - | $\square$ | - |  | ) 1 | 1 | 1 | 1 |
|  |  |  |  |  |  |  | INTSET <br> 0: Mask <br> 1: Enable | INTSER <br> 0: Mask <br> 1: Enable | INTSEE <br> 0: Mask <br> 1: Enable | INTSEM <br> 0: Mask <br> 1: Enable |
| INTMK5 | Interrupt <br> Mask <br> Control 5 |  |  | MMKISBS2 | MKISBE2 | MIKIAD | MKISBS1 | MKISBE1 | MKISBS0 | MKISBE0 |
|  |  |  |  | R/W |  |  |  |  |  |  |
|  |  |  | $\bigcirc$ - | 1 | 1 | $\bigcirc 1$ | 1 | 1 | 1 | 1 |
|  |  |  |  | $\begin{aligned} & \text { INTSBS2 } \\ & \text { 0: Mask } \\ & \text { 1: Enable } \end{aligned}$ | $\begin{aligned} & \text { NJSBE2 } \\ & \text { 0: Mask } \\ & \text { 1: Enable } \end{aligned}$ | INTAD <br> 0: Mask <br> 1: Enable | INTSBS1 <br> 0: Mask <br> 1: Enable | INTSBE1 <br> 0: Mask <br> 1: Enable | INTSBSO <br> 0: Mask <br> 1: Enable | INTSBE0 <br> 0: Mask <br> 1: Enable |

Note: 〈Ports DO, D1. and D4 are assigned two interrupt sources each (PD0: INT5/WUINTO, PD1: INT6/WUINT1, PD4: INTINWVHNT4). If both interrupt requests are issued when interrupts are enabled, both are handled. To use only either of the two interrupt sources, disable (mask) the other interrupt source using the interrupt mask register or wakeup mask register.

Figure 3.4.15 Interrupt Mask Registers

Example register settings:
To change the INT0 interrupt priority level from 3 to 7 , set as follows:


### 3.4.5 Wakeup interrupt controller

The TMP92CD54I has eight wakeup pins (WUINT0-7). Input signals to those pins can be used to recover from the halt state. These pins are shared with port D (PD0-7).

The input signal attribute can be set to rising edge, falling edge or rising/falling edges, separately for each pin. The signals can also be masked on a pin-by-pin basis.


Figure 3.4.16 Block Diagram of ON/OFF Logic

The wakeup interrunt controller internally sends all interrupt signals on WUINT0-7 to INT0. Any WUINTn request that has beenissued causes an INT0 interrupt to be issued. Like INT0 interrupt request from external pins, INT0 interrupt requests from the WUINTn pin are also enabled or disabled using the interrupt priority setup and interrupt mask registers.

A write of 1 /to any bit in the WUPMASK register causes INT0 to be placed in wakeup interrupt mode. In this mode, the WUINTn signal for which a 1 is written in the WUPMASK register becomes valid and the input signal from the external INT0 pin is invalidated. To use the external NNT/ pin, set the WUPMASK register to 00 H .

The edge selection for the WUINTn signal can be set to rising edge, falling edge or rising/falling edges using the WUPMOD and WUPEDGE registers.

Reading the WUPFBAG register can determine whether a WUINTn interrupt request has been issued.


Wakeup Mode Control Register

|  | 7 | 6 | 5 | 4 | 3 | $5 \longdiv { 2 }$ | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | WMD7 | WMD6 | WMD 5 | WMD4 | WMMD3 | WMD2 | WMD1 | WMD0 |
| Read/Write | R/W $)^{\text {P }}$ |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | WUINT7 <br> 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT6 <br> 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT5 <br> 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT4 <br> 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT3 <br> 0 :Falling <br> \& Rising Edge <br> 1:Falling or Rising Edge | WUINT2 <br> 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT1 o:Falling \& Rising Edge 1:Falling or Rising Edge | WUINTO <br> 0:Falling \& Rising Edge 1:Falling or Rising Edge |

Wakeup Edge Select Register

|  | 7 | 6 | 5 | 4 | 3 | -2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | WED7 | WED6 | WED 5 | WED4 | WED3 | WED2 | WED1 | WED0 |
| Read/Write |  | - | $\rightarrow$ |  | - |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Function | WUINT7 <br> 0:Falling Edge <br> 1:Rising Edge | WUINT6 0:Falling Edge 1:Rising Edge | WVINT5 <br> 0:Falling <br> Edge <br> 1:Rising Edge | WUINT4 <br> $0:$ Falling Edge 1-Rising Edge | WUINT3 <br> Q:Falling Edge <br> 1:Rising Edge | WUINT2 <br> $0:$ Falling Edge <br> 1:Rising Edge | WUINT1 <br> $0:$ Falling Edge <br> 1:Rising Edge | WUINTO <br> 0 :Falling Edge <br> 1:Rising Edge |

Note: The WUPEDGE $W$ WED7:0> setting becomes valid when a 1 is written to the corresponding bit in JUUPMOD[WMD7:0](WMD7:0).
WUPEDGE (OOEEH)

WUPMASK (00EFH) Wakeup Mask Register
WUPMOD
(00EDH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | WMK7 | WMKG | WMK5 | WMK4 | WMK3 | WMK2 | WMK1 | WMK0 |
| Read/Write | R/W |  |  |  |  |  |  |  |
| Afterreset $)$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| function | WUINT7 <br> 0: Disable <br> 1: Enable | WUINT6 <br> Q: Disable <br> 1. Enable | WUINT5 <br> 0: Disable <br> 1: Enable | WUINT4 <br> 0: Disable <br> 1: Enable | WUINT3 <br> 0: Disable <br> 1: Enable | WUINT2 <br> 0: Disable <br> 1: Enable | WUINT1 <br> 0: Disable <br> 1: Enable | WUINTO <br> 0: Disable <br> 1: Enable |
| $4>(\square)$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  | 0 | WUINTn Disabled (MASK) |  |  |
|  |  |  |  |  | 1 | WUINTn Enabled |  |  |

Note1: Ports D0, D1, and D4 are assigned two interrupt sources each (PD0: INT5/WUINT0, PD1: INT6/WUINT1, PD4: INT7/WUINT4). If both interrupt requests are issued when interrupts are enabled, both are handled. To use only either of the two interrupt sources, disable (mask) the other interrupt source using the interrupt mask register or wakeup mask register. The input signal to port $D$ is detected as an interrupt regardless of whether port $D$ is set to input/output port, INTn, or WUINTn. For details, see the port block diagram.
Note2: If any bit of WUPMASK[WMK7:0](WMK7:0) is set to 1 , the input signal from the external INT0 pin is disabled. To use the external INTO pin, write 00H to WUPMASK[WMK7:0](WMK7:0) to disable the wakeup interrupt function.

Figure 3.4.17 Wakeup Registers

Example register settings:
The following example sets WUINT0 to rising edge and interrupt level 3:


### 3.5 Port Functions

The TMP92CD54I has input/output ports listed in Table 3.5.1. These port pins are shared pins; they are not only used for general-purpose input/output port functions but also used as internal CPU or I/O function pins.

Table 3.5.1 Port functions

| Port Name | Pin Name | Number of Pins | I/O | I/O Setting | Pin Name for built-in function |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Port 0 | P00 to P07 | 8 | I/O | Bit | D0 to D7 $\quad$ ) |
| Port 4 | P40 to P47 | 8 | I/O | Bit | A0 to A7 $\square^{\text {a }}$ |
| Port 7 | P70 | 1 | I/O | Bit | $\overline{\mathrm{RD}} \quad(\mathrm{C})$ |
|  | P71 | 1 | I/O | Bit | WR |
|  | P72 | 1 | I/O | Bit | S(2/SCL2 |
|  | P73 | 1 | I/O | Bit | -s |
|  | P74 | 1 | I/O | Bit N( | P |
|  | P75 | 1 | I/O | Bit | WAIT $>$ |
| Port C | PC0 | 1 | I/O | Bit | TIO / INT1 |
|  | PC1 | 1 | I/O | Bit $<$ | TO1 $\ggg$ |
|  | PC2 | 1 | I/O | Bit | TO3/INT2 |
|  | PC3 | 1 | I/O | Bit $\sim$ | TI4 / INT3 $\quad$, |
|  | PC4 | 1 | I/O | Bit $>$ | TO5 D) |
|  | PC5 | 1 | I/O | Bit | TOT/INT4 |
| Port D | PD0 | 1 | $1 / \mathrm{O}$ | Bit | TI8/ INT 5 \A16 / WUINT0 |
|  | PD1 | 1 | $1 / 0 \sqrt{ }$ | Bit | T19/INT6/A17 / WUINT1 |
|  | PD2 | 1 | $1 / 0$ | Bit < $<$ | TO8 /A18 / WUINT2 |
|  | PD3 | 1 | $1 / \mathrm{O}$ | Bit | TO9 / A19 / WUINT3 |
|  | PD4 | 1 | MO | Bit | JIA / INT7 / A20 / WUINT4 |
|  | PD5 | $1 \sim$ | $1 / 0$ | Bit $\triangle$ | TIB / A21 / WUINT5 |
|  | PD6 | 1 | 1/0 | Bit | TOA / A22 / WUINT6 |
|  | PD7 | 1 | $1 / 0$ | $\mathrm{Bit}>$ | TOB / A23 / WUINT7 |
| Port F | PF0 | 1 (// | I/O | Bit ${ }^{\text {B }}$ | TXD0 |
|  | PF1 | $1<$ | I/O | Bit | RXD0 |
|  | PF2 $<$ | $\xrightarrow{\square}$ | $1 / 0$ | Bit | SCLKO / CTSO |
|  | PF3 | 1 | I/O | Bit | TXD1 |
|  | PF4 | $1)$ | $1 / 0$ | Bit | RXD1 |
|  | PF5 | 1 | $1 / 0$ | Bit | SCLK1/ $\overline{\mathrm{CTS1}}$ |
|  | PF6 | 1 | $1 / \mathrm{O}$ | Bit | TX |
|  | PF7 | 1 | I/O | Bit | RX |
| Port G | PG0 to PG7 | 8 - | Input | (Fixed) | ANO to AN7 |
| PortL | PL0 to PL3 | 4 | input | (Fixed) | AN8 to AN11 |
| Port M | PM0 | $1, \longrightarrow$ | I/O | Bit | $\overline{\mathrm{SS}} / \mathrm{A} 8$ |
|  | PM1 | $1<$ | I/O | Bit | MOSI / A9 |
|  | PM2 | $1>$ | I/O | Bit | MISO / A10 |
|  | PM3 | 1 | I/O | Bit | SECLK / A11 |
|  | PM4 | 1 | I/O | Bit | SCK2 |
| Port N | PN0 | 1 | I/O | Bit | SCK0 |
|  | PN1 | 1 | I/O | Bit | SOO / SDAO |
|  | PN2 | 1 | I/O | Bit | SIO / SCLO |
|  | PN3 | 1 | I/O | Bit | SCK1 / A12 |
|  | PN4 | 1 | I/O | Bit | SO1 / SDA1 / A13 |
|  | PN5 | 1 | I/O | Bit | SI1 / SCL1 / A14 |
|  | PN6 | 1 | I/O | Bit | SO2 / SDA2 / A15 |

### 3.5.1 Port 0 (P00-P07/D0-D7)

Port 0 is an 8-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, P0CR, and function register, P0FC, are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as a data bus (D0-D7).


Figure 3.5.1 Port0

Table 3.5.2 Port0 Registers


### 3.5.2 Port 4 (P40-P47)

Port 4 is an 8-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, P 4 CR , and function register, P 4 FC , are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as an address bus (A0-A7).


Figure 3,5.2 Port4

Table 3.5.3 Port4 Registers


### 3.5.3 Port 7 (P70-P75)

Port 7 is an 6-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, P7CR, and function register, P7FC, are used to specify input or output.

In addition to the general-purpose input/output port function, pins 70, 71 and 73 can also function as read, write strobe and chip select signals respectively, pin 72 as an I/O pin for the clock synchronous 8 -bit SIO or the serial bus interface that operates as an $I^{2} \mathrm{C}$ bus, and pin 75 as a wait input.

The SBI data input (SIO), SI2, and SBI clock input/output ( $\left.I^{2} \mathrm{C}\right)$, SCL2, are always input-enabled.

A reset initializes port pins $70,71,73$ and 74 to output port mode and pins 72 and 75 to input port mode.


Figure 3.5.3 Port7 (P70 to P72)


Figure 3.5.4 Port7 (P73 to P75)

Table 3.5.4 Port7 Registers

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P7 | PORT7 | 1 CH | - | - | P75 | P74 | P73 | P72 | P71 | P70 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  | - | - | 0 | 1 | 1 | - 1 | 1 | 1 |
|  |  |  |  |  | Input/Output |  |  |  |  |  |
| P7CR | PORT7 <br> Control <br> Register | $\begin{gathered} \text { 1EH } \\ \text { (no RMW) } \end{gathered}$ | - | - | P75C | P74C | P73C | P72C | P71C | P70C |
|  |  |  |  |  | W ${ }^{\text {w }}$ |  |  |  |  |  |
|  |  |  | - | - | 0 | 1 | 1 | $\rightarrow 0$ | 1 | 1 |
|  |  |  |  |  | Q:Input (1:Output |  |  |  |  |  |
| P7FC | PORT7 <br> Function <br> Register | 1FH <br> (no RMW) | - | - | P75F | P74F | P73F | P22F | P71F | P70F |
|  |  |  |  |  | (W) |  |  |  |  |  |
|  |  |  | - | - | 0 | 0 | Q | 0 | 0 | 0 |
|  |  |  |  |  | 0:PORT | 0: PORT | Q:RORT 1: CS | $\begin{aligned} & \hline 0: \text { PORT } \\ & 1: S I 2 \\ & \text { SCL2 }^{\text {Note2 }} \\ & \hline \end{aligned}$ | 0:PORT | 0:PORT 1: ${ }^{\text {RD }}$ |



Note: The SCL2 (P72) pin (clock input/output pin for $\mathbb{R}^{2} \mathrm{C}$ mode) can be set to open-drain by setting

3.5.4 Port C (PC0-PC5)

Port C is an 6-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, PCCR, and function register, PCFC, are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as 8 -bit timer input/output or interrupt input.

Timer inputs TI0 and TI4 are always input-enabled except when in IDLE3 or STOP mode.


Figure 3.5.5 PortC (PC0 to PC5)

Table 3.5.5 PortC Registers

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PC | PORTC | 30 H | - | - | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |
|  |  |  |  |  | R/W |  |  |  |  |  |
|  |  |  | - | - | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | Input/Output |  |  |  |  |  |
| PCCR | PORTC <br> Control <br> Register | $\begin{gathered} 32 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | - | - | PC5C | PC4C | PC3C | PC2C | PC1C | PCOC |
|  |  |  |  |  | w $\quad$ M |  |  |  |  |  |
|  |  |  | - | - | 0 | 0 | 0 | $)^{\circ}$ | 0 | 0 |
|  |  |  |  |  | $\triangle$ Q:Input 1 2:Output |  |  |  |  |  |
| PCFC | PORTC <br> Function <br> Register | 33H <br> (no RMW) | - | - | PC5F | PC4F | PC3F | PC2F | PC1F | PCOF |
|  |  |  |  |  | ( w |  |  |  |  |  |
|  |  |  | - | - | 0 | 0 | Q | 0 | 0 | 0 |
|  |  |  |  |  | 0:PORT INT4 1:TO7 | 0:PORT 1 TO5 | O:RORT InT3 TI4 | 0:PORT INT2 1:TO3 | 0:PORT | $\begin{gathered} \hline \text { 0:PORT } \\ \text { INT1 } \\ \text { TIO } \end{gathered}$ |


| PCCR | PCFC | - | - | PC5 | PC4 | PC3 | RC2 | 1801 | PC0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  |  | Input Port, INT4 | thput Port | Input Port, INT3, TI4 | input Port, 11) 2 | Input Port | $\begin{gathered} \text { Input Port, } \\ \text { INT1, } \\ \text { TIO } \end{gathered}$ |
| 1 | 0 |  |  | Output Port |  |  |  |  |  |
| 1 | 1 |  |  | T07 | TO5 | Output Port | $\sqrt{\text { тоз }}$ | TO1 | Output Port |
| 0 | 1 |  |  | TO7 | T05 | Do not use this setting |  |  |  |

Note: Do not set <PC3C>:<PC3F>, <PC2C>:<PC2F>, <PC1C>: $\angle P C 1 F>$, and <PC0C>:<PC0F> to "0:1".
3.5.5 Port D (PD0-PD7)

Port D is an 8-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, PDCR, and function register, PDFC, are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as 16 -bit timer input/output or interrupt input.

Timer inputs TI8, TI9, TIA, TIB and external interrupts INT5, INT6, and INT7 are always input-enabled except when in IDLE3 or STOP mode. Wakeup interrupts WUINT0 to WUINT7 are always input-enabled.


Figure 3.5.6 PortD

Table 3.5.6 PortD Registers

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD | PORTD | 34H | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Input/Output |  |  |  |  |  |  |  |
| PDCR | PORTD <br> Control <br> Register | 36H (no RMW) | PD7C | PD6C | PD5C | PD4C | PD3C | PD2C | PD1C | PDOC |
|  |  |  | W |  |  |  |  |  | N |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0:Input 1-Qutput $(7 / 5)$ |  |  |  |  |  |  |  |
| PDFC | PORTD <br> Function <br> Register | $\begin{gathered} 37 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | PD7F | PD6F | PD5F | PD4F | PD3F | PD2F | PD1F | PDOF |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | $1{ }^{1} 0$ | 0 | 0 |
|  |  |  | 0:PORT | 0:PORT | 0:PORT | 0:PORT $0:$ RORT <br> TIA WUNT <br> INTZ 3 <br> WUTVT 1TO9 <br> 4 <br> 1:A20 |  | 0:PORT $0:$ PORT <br> WUINT TI9 <br> 2 INT6 <br> 1:TO8 WUINT <br>  1:A17 |  | 0:PORT <br> TI8 <br> INT5 <br> WUINT <br> 0 <br> 1: A16 |
|  |  |  | WUINT | WUINT | TIB |  |  |  |  |  |
|  |  |  | 7 | 6 | WUINT |  |  |  |  |  |
|  |  |  | 1:TOB | 1:TOA | 5 |  |  |  |  |  |
|  |  |  | A23 | A22 | 1:A21 |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |


| PDCR | PDFC | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Input Port, WUINT7 | Input Port, WUINT6 | Input Port, <br> TIB, <br> WUINT5 | Input Port, <br> INT7, <br> TIA, WUINT4 | Input Port, WUINT3 | input Port, WUINT2 | Input Port, INT6, TI9, WUINT1 | Input Port, <br> INT5, <br> TI8, <br> WUINTO |
| 1 | 0 |  | - | $>$ | Outp | Port |  |  |  |
| 1 | 1 |  |  | TIB, WUINT5 | TIA, INT7, WVINT4 | T09 | TO8 | TI9, INT6, WUINT1 | TI8, INT5, WUINTO |
| 0 | 1 | A23 | A22 | A21 | A2O | A19 | A18 | A17 | A16 |

Note 1: Ports D0, D1, and D4 are assigned two interrupt sources each (PD0: INT5/WUINT0, PD1: INT6/WUINT1, PD4: INT7/WUINT4). If both interrupt requests are issued when these interrupts are enabled, both are handled. To use only either of the two interrupt sources, disable (mask) the other interrupt source using the interrupt mask register or wakeup mask register.

Note 2: To use any pin shared with an interrupt input as an input/output port pin, ensure that interrupt requests are disabled before setting the PDFC and PDCR registers.

3.5.6 Port F (PF0-PF7)

Port F is an 8-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, PFCR, and function register, PFFC, are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as serial interface and controller area network (CAN) pins.

Serial receive data pins RXD0 and RXD1, CAN receive data pin RX, clear-to-send pins CTS0 and CTS1, and serial clock pins SCLK0 and SCLK1 are always input-enabled except when in IDLE3 or STOP mode.


Figure 3.5.7 PortF (PF0, PF3 and PF6)


Table 3.5.7 PortF Registers

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PF | PORTF | 3 CH | PF7 | PF6 | PF5 | PF4 | PF3 | PF2 | PF1 | PFO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Input/Output |  |  |  |  |  |  |  |
| PFCR | PORTF <br> Control <br> Register | $\begin{gathered} \text { 3EH } \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | PF7C | PF6C | PF5C | PF4C | PF3C | PF2C | PF1C | PFOC |
|  |  |  | W |  |  |  |  |  | N |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0:Input 1.:Qutput $/ \sim \square$ |  |  |  |  |  |  |  |
| PFFC | PORTF <br> Function <br> Register | $\begin{gathered} 3 F H \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | PF7F | PF6F | PF5F | PF4F | PF3F | PF2F | PF1F | PF0F |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | Q | 0 | 0 | 0 |
|  |  |  | $\begin{aligned} & 0: P O R T \\ & 1: R X \end{aligned}$ | $\begin{aligned} & \text { 0:PORT } \\ & 1: T X \end{aligned}$ | $\begin{gathered} \hline \frac{\text { PORT }}{\text { CTS1 }} \\ \text { 1:SCLK1 } \end{gathered}$ | $\begin{aligned} & \text { 0:PORT } \\ & \text { 1:RXD1 } \end{aligned}$ | $\begin{aligned} & \text { O:RORT } \\ & 1: \text { TXD } \end{aligned}$ | $\begin{array}{\|c\|} \hline \text { 0:PORT } \\ \overline{\text { CTSO }} \\ \text { 1:SCLKO } \\ \hline \end{array}$ | $\begin{aligned} & 0: \text { PORT } \\ & 1: R X D Q \end{aligned}$ | $\begin{aligned} & \text { 0:PORT } \\ & \text { 1:TXD0 } \end{aligned}$ |


| PFCR | PFFC | PF7 | PF6 | PF5 | RF4 | PF3 | RF2 | PF1 | PF0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | Input Port, RX | Input Port | Input Port SCLK1 (Input) CTS1 | Input Port, RXD1 | Input Port $\qquad$ | Input <br> Cont, <br> seLko <br> ( (input), <br> CTSO | Input <br> Port, <br> RXD0 | Input Port |
| 1 | 0 | Qutput Rort $\bigcirc$ |  |  |  |  |  |  |  |
| 1 | 1 | RX | TX | $\begin{aligned} & \text { SCLK1 } \\ & \text { (Qutput) } \end{aligned}$ | $\mathrm{R} \times \mathrm{D} 1$ | TXD1 | $\begin{aligned} & \text { SCLKO } \\ & \text { (Output) } \end{aligned}$ | RXD0 | TXDO |
| 0 | 1 |  |  | Don't use this setting. | RXD1 | TXD1 open Drain) | Don't use this setting. | RXD0 | TXD0 (Open Drain) |

### 3.5.7 Port G (PG0-PG7)

Port G is an 8-bit general-purpose input-only port.
In addition to the general-purpose input port function, the pins can also function as $\mathrm{A} / \mathrm{D}$ converter input pins.

A/D conversion inputs AN0 to AN7 are always input-enabled except when in IDLE3 or STOP mode.


Figure 3.5.9 PortG

Table 3.5.8 PortG Register


### 3.5.8 Port L (PLO-PL3)

Port L is an 4-bit general-purpose input-only port.
In addition to the general-purpose input port function, the pins can also function as $\mathrm{A} / \mathrm{D}$ converter input pins.

A/D conversion inputs AN8 to AN11 are always input-enabled except when in IDLE3 or


Table 3.5.9> PortL Register

| Symbol | Name | Address | 7 | \% | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PL |  | $)$ | - | - | - | - | PL3 | PL2 | PL1 | PLO |
|  | RTL | 54 H |  | $\square$ |  |  | R |  |  |  |
|  |  |  | - | ) - | - | - | Input |  |  |  |

### 3.5.9 Port M (PMO-PM4)

Port M is an 5-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, PMCR, and function register, PMFC, are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as serial general-purpose interface input/output pins.

The slave select pin SS, serial data transmit/receive pins MOSI and MISO, SEI clock pin SECLK, and SBI clock input/output (SIO) pin SCK2 are always input-enabled except when in IDLE3 or STOP mode.

A reset initializes port M to input port mode.


Figure 3.5.11 PortM (PM0 to PM3)


Figure 3.5.12 PortM (PM4)
Table 3.5.10 PortM Register


| PMCR | PMFC | - | - | - | PM4 | PM3 | PM2 | PM1 | PM0 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | - | - | - | Input <br> Port, <br> SCK2 <br> (Input) | Input <br> Port | Input <br> Port | Input <br> Port | Input <br> Port, <br> $\overline{S S}$ |  |
| 1 | 0 | - | - | - | Output Port |  |  |  |  |  |
| 1 | 1 | - | - | - | SCK2 <br> (Output) | SECLK | MISO | MOSI | $\overline{\text { SS }}$ |  |
| 0 | 1 | - | - | - | Don't <br> use this <br> setting | A11 | A10 | A9 | A8 |  |

3.5.10 Port N (PN0-PN6)

Port N is an 7-bit general-purpose input/output port for which each bit can be individually specified as input or output. The control register, PNCR, and function register, PNFC, are used to specify input or output.

In addition to the general-purpose input/output port function, the pins can also function as serial channel input/output pins.

The SBI clock input/output (SIO) pins SCK0 and SCK1, SBI data input (SIO) pins SI0 and SI1, SBI clock input/output (I2C) pins SCL0 and SCL1, and SBI data input/output (I2C) pins SDA0 and SDA1 are always input-enabled except when in IDLE3 or STOP mode.

A reset initializes port N to input port mode.


Figure 3.5.13 PortN

Table 3.5.11 PortN Register


| PNCR | PNFC | - | PN6 | PN5 | PN4 | PN3 | PN2 | PN1 | PN0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | $\begin{aligned} & \text { Input } \\ & \text { Bort } \end{aligned}$ | Input <br> Port | $\begin{array}{c}\text { Input } \\ \text { Rort }\end{array}$ | Input Port, SCK1 (Input) | Input Port, SIO | Input Port | Input <br> Port, <br> SCKO <br> (Input) |
| 1 | 0 | - | $\triangle$ Output Port |  |  |  |  |  |  |
| 1 | $1$ |  | $\begin{gathered} \mathrm{SO} 2 / \mathrm{SDA} \\ 2 \end{gathered}$ | $S C L P$ | $\begin{gathered} \text { SOH/SDA } \\ 1 \end{gathered}$ | $\begin{gathered} \text { SCK1 } \\ \text { (Output) } \end{gathered}$ | SCLO | $\begin{array}{\|c\|} \hline \text { SOO/SDA } \\ 0 \end{array}$ | $\begin{gathered} \text { SCKO } \\ \text { (Output) } \end{gathered}$ |
| 0 | 1. | $\square$ | A15 | A14 | A13 | A12 | Don't use this setting. |  |  |

### 3.6 Memory Controller

### 3.6.1 Overview of functions

The TMP92CD54I memory controller can control a block address space as follows:
(1) Accessing a block address space in an external area

The memory controller can specify a block size and start address for a single block address space allocated in an external area.
(2) Specifying a memory type

The memory controller can specify either SRAM or ROM as the type of memory to be connected to a block address space.
(3) Specifying a data bus width

The data bus width of a block address space is fixed to eight bits.
(4) Controlling wait states


The memory controller can control the number of wait states for external bus cycles using the wait specification bit in a control register and the WAIT input pin. It can specify the number of wait states separately for a read cycle and write cycle. The memory controller supports the following five modes to control the number of wait states:

0 wait states, 1 wait state,
2 wait states, 3 wait states,
N wait states (controlled using the WAIT pin)
 N wait (N is controlled with WAIT pin)

### 3.6.2 Control registers and operation upon a reset

This section describes the registers used to control the memory controller as well as the status upon a reset and necessary settings.
(1) Control registers

The following control registers are used for the memory controller:

- Control register (BCSH/BCSL: Block chip select High/Low)
- Configures the basic functions of the memory controller, such as the type of memory to be connected and the number of wait states for read and write.
- Memory start address register (MSAR)
- Specifies the start address of the selected block address space.
- Memory address mask register (MSMR)
- Specifies the block size of the selected block address space.
(2) Operation upon a reset

Upon a reset, the block address space is set to addresses 000000 H to FFFFEFH.
After a reset has been released, use the memory start address register (MSAR) and memory address mask register (MAMR) to specify the block address space and configure the control register (BCSL/H).

To make the settings effective, set $\mathrm{BCSL}<\mathrm{BE}>$ to 1 .

### 3.6.3 Basic functions and register settings

This section describes the memory controller functions for setting the block address area, memory type, and number of wait states.
(1) Specifying the block address space

Clearing $\mathrm{BCSH}<\mathrm{BM}>$ to 0 causes the block address space to be fixed to the range of 000000 H to FFFFEFH with the settings of MSAR (memory start address register) and MAMR (memory address mask register) disabled.

Setting BCSH<BM> to 1 enables the MSAR and MAMR settings, thus allowing the user to specify any block address space. The MSAR and MAMR specify the start address and block address space size, respectively. To specify the block address space size, either mask or enable comparison for each bit of the address. The memory controller compares the address with the value in the register in each bus cycle to determine whether it is accessing an external memory location. Note that any address bits masked with MAMMR are not compared. If the compared addresses match, the memory controller pulls the chip select signal ( $\overline{\mathrm{CS}}$ ) low.

Figure 3.6.1 shows an example of connection between the TMP92CD54I@and external memory.


Figure 3.6.1 Example of connecting external memory (external RAM)

(i) Setting the memory start address register

Bits MS23 to MS16 in the memory start address register correspond to address bits A23 to A16, respectively. The start lower address, A15 to A0, are always 0000 H . The start address of the block address space can, therefore, be specified within the range from 000000 H to FF0000H, in $64-\mathrm{Kbyte}$ units.
(ii) Setting the memory address mask register

The memory address mask register specifies whether each bit in the address will be compared or not. The bits cleared to 0 will be compared while those set to 1 will not be compared. Bit A23 is always compared.
The address bits for the block address space that can be masked are A22 to A15.
The following sizes can be specified for the block address space:

Table 3.6.1 Block Address Space

| $\mathrm{CS}_{\text {area }}^{\text {Size (bytes) }}$ | 256 | 512 | 32 K | 64 K | 128 K | $256 \mathrm{~K} / 512 \mathrm{~K}$ | 1 M | 2 M 4 M | 8 M |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CS |  |  | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $0 \longrightarrow 0$ | $\bigcirc$ | O 0 | $\bigcirc$ |

Note: Upon a reset, $\mathrm{BCSH}<\mathrm{BM}>$ is set to 0 . The block address space is, therefore, set to addresses 000000 H to FFFFEFH. Setting $\mathrm{BCSH}<\mathrm{BM}>$ to 1 enables the start address (MSAR register) and address space size (MAMR register) to be specified.
(iii) Example register settings

To set the block address area 64 KB from address 110000 H , set the registers as follows:


Bits MS23 to MS16 in the memory start address register (MSAR) correspond to address bits A23 to A16, respectively. A15 to A0 are a If the value of MASR is set as shown above, therefore, the start address of the blockaddress space becomes 110000 H .
Bits MV22 to MV15 in the memory address mask register specify whether bits A22 to A15 will be compared in address comparison. The bits cleared to 0 will be compared while those set to 1 will not be compared. Bit A23 is/always compared.
The 人) above settings specify that bits A23 to A16 will be compared with the value specified as the start address. This results in the 64 -Kbyte range of 110000 H to 11 FFFFH being set as the block address space. If the address on the bus is matched, the memory controller drives the chip select signal ( $\overline{\mathrm{CS}}$ ) low.
(iv) If the block overlaps built-in memory space

If the specified block address space overlaps the built-in memory space, the block address space will be handled according to the following order of priority:

```
Built-in I/O > Built-in memory > Block address space
```

This means that priorities are assigned to prevent collision rather than remapping the block addresses.

If any address outside the specified block address space is accessed, the number of wait bus cycles is set to 1 (with the $\overline{\mathrm{RD}}$ and $\overline{\mathrm{WR}}$ signals output but the $\overline{\mathrm{CS}}$ signal not output). It is a fixed parameter.
(2) Controlling wait states

An external bus cycle is completed in two states ( 100 ns at 20 MHz ) at a minimum. The number of wait states for read and write cycles can be specified by setting [BWR2:0](BWR2:0) and [BWW2:0](BWW2:0) in control register BCSL. BWW and BWR can be set in the same way, as shown below.

Table 3.6.2 BWW/BWR bit (BCSL Regsiter)

| BWW2 BWR2 | BWW1 BWR1 | BWW0 BWRO | $\qquad$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 2state's (0 wait) access fíxed mode |
| 0 | 1 | 0 | 3states (1 wait) access fixed mode (Default) |
| 1 | 0 | 1 | 4states (2 wait) access fixed mode |
| 1 | 1 | 0 | 5 states (3 wait) access fixed mode |
| 0 | 1 | (1) | $\overline{\text { WAIT }}$ pin input mode |
| Others $\triangle$ |  |  | (Reserved) |

(i) Fixed wait mode

In this mode, a bus cyele is always completed in a specified number of states. The number of states can be specified in the range from tyo states (zero waits) to five states (three waits).
(ii) $\overline{\text { WAIT }}$ pin input mode

In this mode, the $\overline{\mathrm{WAIT}}$ input pin is sampled and wait states are inserted as long as the signar is low. In this mode, a bus cycle requires two states at a minimum. If the wait signal is high in the second state, the bus cycle is completed. A bus cycle may be extended to more than two states as long as the wait signal is low.
(3) Bus access timing

- External read/write bus cycle (0 wait states)


Figure 3.6.2 External Read/Write Bus Cycle (0 and 1 wait status)

- External read/write bus cycle (0 wait states in $\overline{\mathrm{WAIT}}$ pin input mode)

- External read/write bus cycle (N wait states in WAIT pin input mode)


Figure 3.6.3 External Read/Write Bus Cycle ( $\overline{\text { WAIT }}$ pin input mode)

- Example $\overline{\mathrm{WAIT}}$ input circuit (for 5 wait states)


CLK (20MHz)
$\overline{\mathrm{CS}}$
$\overline{R D}$

FF_RES

FFO D

FFO Q

FF1 Q

FF2 Q

FF3 Q
$\overline{\text { WAIT }}$


Figure 3.6.4 Example WAIT Input Circuit (for 5 wait status)

### 3.6.4 Registers

This section summarizes the memory control registers and their settings. For the address of each register, refer to Chapter 5, "List of Special Function Registers."
(1) Control registers

The memory is controlled with the BCSL and BCSH registers.

| $\begin{gathered} \mathrm{BCSL} \\ (0148 \mathrm{H}) \end{gathered}$ | Block CS/WAIT control register (L) |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | $>2$ | 1 | 0 |
|  | bit Symbol | - | BWW2 | BWW1 | BWW0 |  | BWR2 | BWR1 | BWR0 |
|  | Read/Write | w |  |  |  |  |  |  |  |
|  | After Reset | - | 0 | 1 | 0 |  | > 0 | 1 | 0 |

$<$ BWW2:0>: Specify the number of write wait states.

$$
001=2 \text {-state (0-wait) access } \quad 010=3 \text {-state }>(1 \text {-wait }) \text { access }
$$

$101=4$-state (2-wait) access $110=5$-state ( 3 -wait) aceess $011=\overline{\text { WAIT }}$ pin input mode others $=($ reserved $)$
$<$ BWR2:0>: Specify the number of read wait states.
$001=2$-state ( 0 -wait) access
$010=3$-state (1-wait) access
$101=4$-state $(2$-wait) access $\quad 110=5$-state ( 3 -wait) access
$011=\overline{\text { WAIT }}$ pin input mode Others $=($ reserved $)$

Block CSNVAIT control register (H)


Figure 3.6.5 Block CS/WAIT Control Register
(2) Block address space specification registers

The start address and range of the block address space are specified using two registers, memory start address register (MSAR) and memory address mask register (MAMR).

| $\begin{gathered} \text { MSAR } \\ (014 B H) \end{gathered}$ | Memory start address register |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | MS23 | MS22 | MS21 | MS20 | MS19 | MS18 | MS17 | MS16 |
|  | Read/Write | RN |  |  |  |  |  | $)$ |  |
|  | After Reset | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| $<\mathrm{MS23} 16>$ : Specify start address. |  |  |  |  |  |  |  |  |  |

These bits specify the start address of each block address space. The bits in this register correspond to address bits A23 to A16.

[MV22:15](MV22:15):
These bits specify whether the corresponding address bits will be compared in address comparison. Bits MV22 to MV15 correspond to address bits A22 to A15. Setting a bit to 0 causes the corresponding bit of the yalue on the address bus to be compared with the start address bit. Setting a bit to 1 causes the bit not to be compared. Bit A23 is always compared.

Figure 3.6.6 MemoryStart Address/Memory Address Mask Registers



### 3.7 8-bit Timers

The TMP92CD54I contains eight channels of 8 -bit timers (timers 0 to 7).
The timers are grouped into four modules, each consisting of two channels (timer 01, timer 23, timer 45 and timer 67) and can operate in one of the following four modes:

- 8-bit interval timer mode
- 16 -bit interval timer mode
- 8-bit programmable square wave (PPG, with variable cycle and duty ratio) output mode
- 8 -bit pulse width modulation (PWM, with fixed cycle and variable duty ratio) output mode

Figure 3.7.1 to Figure 3.7.4 show block diagrams of timers 01, 23, 45 and 67.
Each channel consists of an 8-bit up-counter, 8-bit comparator and 8-bit timer register. A timer flip-flop and prescaler are provided for each pair of two channels.

The timer operating mode and flip-flop are controlled using five special function registers (SFR).

Four modules (timers 01, 23, 45 and 67) operate independently of each other. All modules operate in the same way except the differences in specification listed Table 3.7.1. This section only describes the operation of timer 01.

Table 3.7.1 Registers and Pins for each Module

|  |  | timers 01 | timers 23 | timers 45 | timers 67 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| External pin | Input pin for external clock | (shared with PC0) |  | TI4 <br> (shared with PC3) | - |
|  | Output pin for timer flip-flop | TO1 (shared with PC1) | TQ3 <br> (shared with RC2) | TO5 (shared with PC4) | TO7 <br> (shared with PC5) |
| SFR <br> (address) | Timer run register | TRUNO1 (0080H) | TRUN23 (0088H) | TRUN45 (0090H) | TRUN67 (0098H) |
|  | Timer register | TREG0 $(0082 \mathrm{H})$ <br> TREG1 (0083H) | $\begin{aligned} & \text { TREG2 }(008 \mathrm{AH}) \\ & \text { TREG3 }(008 \mathrm{BH}) \end{aligned}$ | $\begin{aligned} & \text { TREG4 }(0092 \mathrm{H}) \\ & \text { TREG5 }(0093 \mathrm{H}) \\ & \hline \end{aligned}$ | TREG6 (009AH) <br> TREG7 (009BH) |
|  | Timer mode register | TMOD0 ${ }^{(0084 H)}$ | TMOD23 (008CH) | TMOD45 (0094H) | TMOD67 (009CH) |
|  | Timer flip-flop control register | TFFCR1 (0085H) | TFFCR3 (008DH) | TFFCR5 (0095H) | TFFCR7 (009DH) |


3.7.1 Block diagram for each module


Figure 3.7.1 Timers 01 Block Diagram


Figure 3.7.2 Timers 23 Block Diagram


Figure 3.7.3 Timers 45 Block Diagram


Figure 3.7.4 Timers 67 Block Diagram

### 3.7.2 Description of each circuit

(1) Prescaler

The 9-bit prescaler divides the $1 / 4 \mathrm{CPU}$ clock (fc/4) to generate the input clock for timer 01.

The operation of the prescaler can be controlled using TRUN01<T01PRUN> in the timer operation control register. Setting TRUN01<T01PRUN $>$ to 1 causes the prescaler to start counting. Setting the bit to 0 causes the prescaler to be zero-cleared and stopped.

Table 3.7.2 Prescaler Output Clock At fc $=20 \mathrm{MHz}$

Note: The numbers in parentheses indicate the values at the maximum operating frequency.


Figure 3.7.5 Prescaler
(2) Up-counters (UC0 and UC1)

The up-counters are 8 -bit binary counters that increment the count according to the input clock specified with the timer mode register, TMOD01.

The input clock for UC0 is selected from among an external clock supplied through the TIO pin and three types of prescaler output clock, $\phi \mathrm{T} 1, \phi \mathrm{~T} 4$ and $\phi \mathrm{T} 16$, according to the setting of TMOD01[T01CLK1:0](T01CLK1:0).
The input clock for UC1 depends on the operating mode. In 16-bit timer mode, the overflow output from UC0 is used as the input clock for UC1. In-other modes, the input clock is selected from among input clock $\phi T 1, \phi T 16$ and $\phi T 256$ or the timer 0 comparator output (match detection).
The up-counters are set to either "stop and clear" or "count up" using TRUN01<T0RUN> and TRUN01<T1RUN>. Upon a reset, the up-counters are cleared and the timer is stopped.

(3) Timer registers (TREG0 and TREG1)

A timer register is an 8-bit register that specifies an interval time. If the up-counter value matches the value set in the timer register, the comparator match detection signal is activated. If the timer register is set to 00 H , the match signal is activated when the up-counter overflows.

TREG0 is paired with a register buffer to form a double-buffer configuration.
The double buffer is controlled using TRUN01<T0RDEヶ. The double buffer is disabled if TRUN01<T0RDE> $=0$ and enabled if TRUN01<TORDE $>=1$.
If the double buffer is enabled, data transfer from theregister buffer to the timer register takes place when a $2^{\text {n }}$ overflow occurs in PWM mode or when period comparison results in a match in PPG mode. In timer mode, therefore, the double buffer cannot be used.
Upon a reset, TRUN $01<$ T0RDE $>$ is initialized to 0 , thus disabling the double buffer. To use the double buffer, first write a value to the timer register and set $<\mathrm{TORDE}>$ to 1 before writing a next setting value to the registerbuffer.


Figure 3.7.6 Configuration of TREG0
Note. The timer register and register buffer are assigned to the same address. If TRUN01<TORDE> $=0$, the same number is written to both the register buffer and timer register. If TRRUNO1<TORDE> = 1, the number is only written to the register buffer.

The timer registers are located at the following addresses:

$$
\begin{array}{ll}
\text { TREG0: 000082H } & \text { TREG1:000083H } \\
\text { TREG2: 00008AH } & \text { TREG3: 00008BH } \\
\text { TREG4: 000092H } & \text { TREG5: 000093H } \\
\text { TREG6: 00009AH } & \text { TREG7:00009BH }
\end{array}
$$

These registers are write-only and cannot be read.
(4) Comparator (CP0)

The comparator compares the up-counter value with the value set in the timer register and, if they match, clears the up-counter to 0 and issues an interrupt (INTT0-1). It also inverts the value of the timer flip-flop if inversion is enabled.
(5) Timer flip-flop (TFF1)

The timer flip-flop (TFF1) is inverted with a match detection signal from the comparator. The timer flip-flop control register, TFFCR1<TFF1IE>, enables or disables the inversion of the flip-flop.

Upon a reset, the values of TFF1 and TFF0 are initialized to 0 . To set TFF1 to 1 or 0, write 01 or 10 to TFFCR1[TFF1C1:0](TFF1C1:0), respectively. Writing 00 to these bits inverts the value of TFF1 (soft inversion).

The value of TFF1 can be output through timer output pin TO1 shared with PC1). To output the timer value, it is necessary to first set the port to nable output, using the port C function register ( PCFC ).

TFF is inverted when the following conditions are satisfied, depending on the mode:


Note: Care should be taken when the 8-bit timer is used with a double buffer in PWM or PPG mode.

If data in the register buffer is updatedimmediately before an overflow occurs with a match between the up-counter value and the timer register setting, a signal having a waveform different from the set value may be output. To prevent that problem, in PWM mode, use an overflow interrupt to ensure that the register buffer update is completed more than six cycles (fc x 6) before a next overflow occurs.

Similarly, when using PPG mode, use a period comparison match interrupt to ensure that the register buffer update is completed more than six cycles before a next match in period comparison.

Example in PWM mode:
Matchy between TREGO and UCO


Use an overflow interrupt to rewrite the value of the timer register before a next overflow occurs.
3.7.3 8 -bit timer registers


Note1: TRUN01 bits 4 to 6 return undefined values if read.
Note2: In PPG/PWM mode, <TORDE>should be set to 1 to enable the double buffer.

Timer 23 Qperation Control Register



12T23: Operation in IDLE2 mode (for details, see "3.3.2
Standby Controller")
T23PRUN: Prescaler operation
T3RUN: Timer 3 operation
T2RUN: Timer 2 operation
Note1: TRUN23 bits 4 to 6 return undefined values if read.
Note2: In PPG/PWM mode, <T2RDE> should be set to 1 to enable the double buffer.

Figure 3.7.7 Register for 8-bit Timers (TRUN01, TRUN23)

Timer 45 Operation Control Register

TRUN45 (0090H)


12T45: Operation in IDLE2 mode for details, see "3.3.2
Standby Controller")
T45PRUN: Prescaler operation
T5RON: Timer 5 operation
THRUN: Timer 4 operation
Note1: TRUN45 bits 4 to 6 return undefined values if read.
Note2: In PPG/PWM mode, <T4RDE> should be set to 1 to enable the double buffer.

Timer 67 Operation Control Register

TRUN67 (0098H)


12T67: Operation in IDLE2 mode (for details, see "3.3.2 Standby Controller")
T67PRUN: Prescaler operation
T7RUN: Timer 7 operation T6RUN: Timer 6 operation

Note1: TRUN67 bits 4 to 6 return undefined values if read.
Note2: In PPG/PWM mode, <T6RDE> should be set to 1 to enable the double buffer.

Figure 3.7.8 Register for 8-bit Timers (TRUN45, TRUN67)

Timer 01 Mode Register

TMOD01 (0084H)


Note : To set the TIO/pin,first set port C and then set TMODO1.


Timer 23 Mode Register


Figure 3.7.10 Register for 8-bit Timers (TMOD23)

Timer 45 Mode Register

TMOD45 (0094H)


Note : To set the TI4 pin, first set port C and then set TMOD45.



Figure 3.7.12 Register for 8-bit Timers (TMOD67)

Timer 1 Flip-Flop Control Register


Figure 3.713 Register for 8-bit Timers (TFFCR1)


Timer 3 Flip-Flop Control Register

TFFCR3 (008DH)

Read-
modifywrite not allowed

| , | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | - | - | - | - | TFF3C1 | TFF3C0 | TFF3IE | TFF3IS |
| Read/Write |  |  |  |  | R/W |  |  |  |
| After Reset | - | - | - | - | 1 | 1 | 0 | 0 |
| Function |  |  |  |  |    <br> 00: Invert TFF3 TFF3  <br> 01: Set TFF3  Control for <br> 10: Clear TFF3  linversion <br> 11: Don't care  o: Disable <br>   1: Enable |  |  | TFF3 <br> Inversion <br> select <br> 0: Timer 2 <br> 1: Timer 3 |
|  |  |  |  |  | $\longrightarrow(\mathrm{P})$ |  |  |  |

Note: TFFCR3 bits 4 to 7 return undefined values if read.

| 00 | lnverts the value of TFF3 |
| :---: | :---: | :--- |
| 01 | Sets TFF3 to 1 |
| 10 | Clears TFF3 to 0 |
| 11 | Don't care |

Figure 3.7.14 Register for 8-bit Timers (TFFCR3)


Timer 5 Flip-Flop Control Register

TFFCR5 (0095H)

Read-modifywrite not allowed


Note: TFFCR5 bits 4 to 7 return undefined values if read.

| 00 | Inverts the value TFF5 |
| ---: | :--- | :--- |
| 01 | Sets TFF5 to 1 |
| 10 | Clears TFF5 to 0 |
| 11 | Don't care |

Figure 3.7.15 Register for 8-bit Tiners (TFFCR5)


Timer 7 Flip-Flop Control Register


Figure 3.7.16 Register for 8-bit Timers (TFFCR7)


Note: The TREG registers are used for the comparator: A match betweenyC and TREG causes a match detection signal to be generated.
See examples in "3.7.4 Operation in Each Mode."
Figure 3.7.17 Register for 8-bit Timers (TREG0-TREG7)

### 3.7.4 Operation in each mode

(1) 8 -bit timer mode

Each of timers 0 and 1 can be used as an independent 8 -bit interval timer.
a. Generating interrupts at regular intervals (using timer 1)

To use timer 1 to generate timer 1 interrupts (INTT1) at regular intervals, first stop timer 1 and then set the operating mode, input clock and intervál in TMOD01 and TREG1. Next, enable INTT1 and then start counting with timer 1.

Example: To generate INTT1 interrupts every $40 \mu \mathrm{~s}$ when $\mathrm{fc}=20 \mathrm{MHz}$, set the registers in the following order:


X = Don't care $\quad$ "-" = No change


See Table 3.7.3 for how to select the input/clock.

Table 3.7.3 Selecting Interrupt Interval and the Input Clock Using 8-Bit Timer

| Input Clock | Interrupt interval (at fc $=20 \mathrm{MHz}$ ) | Resolution |
| :---: | :---: | :---: |
| 2 ¢ 11 (8/fc) | $0.4 \mu \mathrm{~s}$ to $102.4 \mu \mathrm{~s}$ | $0.4 \mu \mathrm{~s}$ |
| ¢ ¢ $^{4}$ (32/fc) | $1.6 \mu \mathrm{~s}$ to $409.6 \mu \mathrm{~s}$ | $1.6 \mu \mathrm{~s}$ |
| ¢T16 (128/fc) | $6.4 \mu \mathrm{~s}$ to 1.639 ms | $6.4 \mu \mathrm{~s}$ |
| 中丁 256 (2048/fc) | 102.4 $\mu \mathrm{s}$ to 26.22 ms | $102.4 \mu \mathrm{~s}$ |

Note: The available input clocks for timer 0 and timer 1 differ as follows:
Timer 0: Timer 0 input (TIO), $\phi$ T1, $\phi$ T4, or $\phi$ T16
Timer 1: Timer 0 match detection signal (TOTRG), $\phi$ T1, $\phi$ T16, or $\phi$ T256
b. Outputting a square wave of $50 \%$ duty ratio

Invert the value of the timer flip-flop (TFF1) at regular intervals and output the inverted value to the timer flip-flop output pin (TO1).

Example: To output a square wave having a period of $2.4 \mu \mathrm{~s}$ when $\mathrm{fc}=20 \mathrm{MHz}$, set the registers in the following order. Either timer 0 or timer 1 can be used for that purpose. The example uses timer 1.
$\left[\begin{array}{llllllllll} & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \text { TRUN01 } & \leftarrow & - & \mathrm{X} & \mathrm{X} & \mathrm{X} & - & - & 0 & - \\ \text { TMOD01 } & \leftarrow & 0 & 0 & \mathrm{X} & \mathrm{X} & 0 & 1 & - & - \\ \text { TREG1 } & \leftarrow & 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \\ \text { TFFCR1 } & \leftarrow & \mathrm{X} & \mathrm{X} & \mathrm{X} & \mathrm{X} & 1 & 0 & 1 & 1 \\ & & \leftarrow & \mathrm{X} & \mathrm{X} & - & - & - & - & 1 \\ \text { PCCR } & \leftarrow & \mathrm{X} & \mathrm{X} & - & - & - & - & 1 & -\end{array}\right\}$

Stop timer 1 and clear it to zero.
Select 8-bittimer mode and set the input clock to $\phi$ T1 ( 0.4 $\mu \mathrm{s}$, at fc $=20 \mathrm{MHz}$ ).
Set TREG1 to $2.4 \mu \mathrm{~s} \div \phi \mathrm{T} 1 \div 2=3$.
Clear TFF1 to 0 and set it to be inverted with a match detectiøn signal from timer 1.


Figure 3.7.18 Square Wave Output Timing Chart (50\% Duty)
c. Incrementing the timer 1 count with a match output from timer 0

Select 8 -bit timer mode and set the input clock for timer 1 to the timer 0 comparator output.

Comparator output (timer 0 match) timer 0 up-counter (when TREG0 = 5) timer 1 up-counter (when TREG1 = 2) timer 1 match output


Figure 3.7.19 Timer 1 Count Up on Signal from Timer 0
(2) 16 -bit timer mode

A pair of timers 0 and 1 can be used as a 16 -bit interval timer. Setting TMOD01 $<$ T01M1:0> to 01 selects 16 -bit timer mode
In 16 -bit timer mode, an overflow output from timer 0 is used as the input clock for timer 1 regardless of the value of TMOD01<T1CLK1:0ヶFor details of relationship between the timer (interrupt) interval and input clock, see Table 3.7.3.
The lower eight bits of the timer interrupt intervarare specified with timer register TREG0 and the upper eight bits with TREG1. Ensure that TREG0 is always set first because a write to TREGO causes comparison to be temporarily disabled, after which a


Figure 3.7.2 Block Diagram of 16-Bit Interval Timer Mode

Example: To generate INTT1 interrupts every 0.4 second when fc $=20 \mathrm{MHz}$, set the following values in timer registers TREG0 and TREG1:

If $\phi \mathrm{T} 16$ ( $6.4 \mu \mathrm{~s}$ at 20 MHz ) is counted as the input clock:
$0.4 \mathrm{~s} \div 6.4 \mu \mathrm{~s}=62500=\mathrm{F} 424 \mathrm{H}$
Therefore, set TREG0 $=24 \mathrm{H}$ and TREG1 $=\mathrm{F} 4 \mathrm{H}$.

The timer 0 comparator outputs a match detection signal every time up-counter UC0 matches TREG0 but UC0 is not cleared at that time.
The timer 1 comparator outputs a match detection signal at every comparison timing where up-counter UC1 matches TREG1. If both timers $\theta$ and 1 output match detection signals simultaneously, up-counters UC0 and UC1 are cleared to zero and an INTT1 interrupt occurs. The value of timer flip-flop TFF1 is also inverted if inversion is enabled.

Example: When TREG1 $=04 \mathrm{H}$ and $\operatorname{TREG0}=80 \mathrm{H}$ :

Value of up-counter(UC1, UC0): 0000H 0080
UCO \& TREGO match detect signal

UC1 \& TREG1 match detect signal Interrupt INTT1

Timer output TO1


Figure 3.7.21 Timer Output by 16-Bit Interval Timer Mode
(3) 8-bitPPG (programmable square waye) output mode

Timer 0 can be used to output a square wave having any specified frequency and duty ratio. Either low-active or high-active output pulses can be selected. In this mode, timer 1 is disabled. The square wave is outputy through TO1 (shared with PC1).


Figure 3.7.22 8 bit PPG Output Waveforms

In this mode, 8 -bit up-counter UC0 inverts the timer output every time its value matches the value in timer register TREG0 or TREG1 to output a programmable square wave.
The value of TREG0 must be smaller than that of TREG1.
In this mode, the up-counter for timer 1, UC1, cannot be used. Timer 1 must, however, be set to the counting state by setting TRUN01<T1RUN> to 1 .

Figure 3.7.23 shows a block diagram of this mode:


Figure 3.7.23 Block Diagram of 8-Bit PPG Qutput Mode

In this mode, if the double buffer for TREG0 is enabled, the value of the register buffer is shifted into TREG0 when TREG1 and UC0 match.

Using the double buffer facilitatesprocessing for a small duty ratio (if the duty ratio is varied). $\square$


Figure 3.7.24 Operation of Register Buffer

Example: Outputting pulses having a duty ratio of $1 / 4$ at 62.5 kHz (when $\mathrm{fc}=20 \mathrm{MHz}$ )


Calculate the value to set in the timer register, as follows:
To obtain a frequency of 62.5 kHz , create a waveform having a period of $\mathrm{t}=1 / 62.5 \mathrm{kHz}=16$ $\mu \mathrm{s}$.

$$
\phi \mathrm{T} 1=0.4 \mu \mathrm{~s}(\text { at } 20 \mathrm{MHz}):
$$

$$
16 \mu \mathrm{~s} \div 0.4 \mu \mathrm{~s}=40
$$

Therefore, TREG1 $=40=28 \mathrm{H}$.
Next, to obtain a duty ratio of $1 / 4$, using $\mathrm{t} \times 1 / 4=16 \mu \mathrm{~s} \times 1 / 4=4 \mu \mathrm{~s}$ :

$$
4 \mu \mathrm{~s} \div 0.4 \mu \mathrm{~s}=10
$$

Therefore, TREG0 $=10=0 \mathrm{AH}$.
$\left[\begin{array}{llllllllll} & & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \text { TRUN01 } & \leftarrow & 0 & x & x & x & - & 0 & 0 & 0 \\ \text { TMOD01 } & \leftarrow & 1 & 0 & x & x & x & x & 0 & 1 \\ \text { TREG0 } & \leftarrow & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ \text { TREG1 } & \leftarrow & 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \\ \text { TFFCR1 } & \leftarrow & x & x & x & x & 0 & 1 & 1 & x\end{array}\right)$
stoptimers $\theta$ and 1 and clear them to zero. Select 8-bit PPG mode and set the input clock to $\phi$ T1. Write OAH.


$$
X=\text { Don't care } \quad \text { "-" = No change }
$$


(4) 8-bit PWM output mode

This mode is supported only for timer 0 . In this mode, a PWM signal having a resolution of up to eight bits can be output. The PWM signal is output through TO1 (shared with PC1).

In this mode, timer 1 can be output as an 8-bit timer.
The timer output is inverted when the up-counter ( UCO ) value matches the value set in the timer register (TREG0) or when the $2^{n}$ counter orerflows ( $n=6,7$ or 8 , as specified with TMOD01[PWM01:00](PWM01:00)). UC0 is cleared when the $2{ }^{n}$ counter overflows.

The following conditions must be satisfied to use PWMImode:
(TREG0 setting) $<\left(2^{\mathrm{n}}\right.$ counter overflow setting)
(TREG0 setting) $\neq 0$


Figure 3.7.25 8-bit PWM Waveforms

Figure 3.7.26 shows a block diagram of this mode:


Figure 3.7.26 Block Diagram of 8-Bit PWM Mode

In this mode, if the double buffer for TREG0 is enabled, the value of the register buffer is shifted into TREG0 when an $2^{n}$ overflow is detected.

Using the double buffer facilitates processing for a small duty ratio.


Figure 3.7.27 Register Buffer Operation


Example: Using timer 0 to output the following PWM waveformtbrough the TO1 pin (fc $=20 \mathrm{MHz}$ )


To obtain a PWM period of $51.2 \mu$ with $\phi T 1=0.4 \mu$ s (at fe $=20 \mathrm{MHz}$ ):

$$
51.2 \mu \mathrm{~s} \div 0.4 \mu \mathrm{~s}=2^{\mathrm{n}}=128
$$

Therefore, set n to 7 .
Since the Low-level period is $36.0 \mu \mathrm{~s}$, set TREGO to the following value when $\phi \mathrm{T} 1=0.4 \mu \mathrm{~s}$ :

$$
36.0 \mu \mathrm{~s} \div 0.4 \mu \mathrm{~s}=90=5 \mathrm{AH})
$$



Table 3.7.4 PWM Cycle

|  | PWM Interval (at fc $=20 \mathrm{MHz})$ |  |  |
| :---: | :---: | :---: | :---: |
|  | $\phi \mathrm{T} 1$ | $\phi \mathrm{~T} 4$ | $\phi$ T16 |
| $2^{6}$ | $25.6 \mu \mathrm{~s}(39.06 \mathrm{kHz})$ | $102.4 \mu \mathrm{~s}(9.77 \mathrm{kHz})$ | $409.6 \mu \mathrm{~s}(2.44 \mathrm{kHz})$ |
| $2^{7}$ | $51.3 \mu \mathrm{~s}(19.53 \mathrm{kHz})$ | $204.8 \mu \mathrm{~s}(4.88 \mathrm{kHz})$ | $819.2 \mu \mathrm{~s}(1.22 \mathrm{kHz})$ |
| $2^{8}$ | $102.4 \mu \mathrm{~s}(9.77 \mathrm{kHz})$ | $409.6 \mu \mathrm{~s}(2.44 \mathrm{kHz}) \quad \Delta$ | $1.6384 \mathrm{~ms}(0.61 \mathrm{kHz})$ |

(5) Settings for each timer mode

Table 3.7.5 shows the SFR settings for each mode.
Table 3.7.5 Interval Timer Mode Setting Registers

| Register name | TMOD01 |  |  |  | TFFCR1 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| <Bit Symbol> | [T01M1:0](T01M1:0) | [PWM01:00](PWM01:00) | [T1CLK1:0](T1CLK1:0) | [TOCLK1:0](TOCLK1:0) | <TFF1IS> |
| Function | Interval Timer mode | PWM cycle | Upper timer input clock | Lower timer input clock | Timer F/F <br> invert signal select |
| 8 -bit timer $\times 2$ channels | 00 | - | Lower timer match, $\begin{gathered} \phi \mathrm{T} 1, \phi \mathrm{~T} 16, \phi \mathrm{~T} 256 \\ (00,01,10,11) \end{gathered}$ | $\begin{aligned} & \text { External clock, } \\ & \phi \mathrm{T} 1, \phi \mathrm{~T} 4, \phi \mathrm{~T} 16 \\ & (00,01,10,11) \end{aligned}$ | 0: Lower timer output <br> 1: Upper timer output |
| 16-bit interval timer mode | 01 | - |  | $\begin{aligned} & \text { External clock, } \\ & \phi T 1, \phi \top 4, \phi T 16 \\ & (00,01,10,11) \end{aligned}$ |  |
| 8-bit PPG $\times 1$ channel | 10 |  |  | Externatclock, $\begin{aligned} & \phi \mp 1, \phi 丁 4, \phi Т 16 \\ & (00,01,10,11) \end{aligned}$ | - |
| 8 -bit PWM $\times 1$ channel | 11 | $\begin{array}{r} 2^{6}, 2^{2}, 2^{8} \\ (01,10,11)> \end{array}$ |  | $\begin{aligned} & \text { External clock, } \\ & \phi \mathrm{T} 1, \phi \mathrm{~T} 4, \phi \mathrm{~T} 16 \\ & (00,01,10,11) \end{aligned}$ | - |
| 8 -bit timer $\times 1$ channel | 11 |  | $\begin{gathered} \phi \mathrm{T} 1, \phi \mathrm{~T} 16, \phi \mathrm{~T} 256 \\ (01,10,11) \end{gathered}$ |  | Output disabled |

"-" = Don't care


### 3.8 16-bit Timers/Event Counters

The TMP92CD54I contains two channels of 16 -bit timers/event counters (timer 8 and timer A), which can operate in the following modes:

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable square wave (PPG) output mode

The following operating modes are also supported by using the capture function:

- Frequency measurement mode
- Pulse width measurement mode
- Time difference measurement mode

Figure 3.8.1 and Figure 3.8.2 show block diagrams of timers 8 and A.
Each channel mainly consists of a 16-bit up-coanter, two 16 -bit timer registers (one with double-buffer configuration), two 16 -bit capture registers, two comparators, a capture input controller, timer flip-flops and their controller Each timer is controlled with 11 register (SFR) bytes.

The two channels, timer 8 and timer A, operate independently of each other. Both channels operate in the same way except the differences in specification tisted in Table 3.8.1. This section only describes the operation of timer 8.

Table 3.8.1 Differences between Timer 8 and Timer A

| Specification Channel |  | Timer 8 | Timer A |
| :---: | :---: | :---: | :---: |
| External Pins | External clock / Capture trigger input pins | T18 (also used as PDQ) <br> TI9 (also used as PD1) | TIA (also used as PD4) <br> TIB (also used as PD5) |
|  | Timer flip-flop output pins $\qquad$ | TO8 (also used as PD2) <br> TO9 (also used as PD3) | TOA (also used as PD6) TOB (also used as PD7) |
|  | Timer Run Register | TRUNE (OOAOH) | TRUNA (00BOH) |
|  | Timer Mode Register | TMOD8 (00A2H) | TMODA (00B2H) |
|  | Timer Flip-Flop Control <br> Register | TFFCR8 (00A3H) | TFFCRA (00B3H) |
|  | Timer Register | TREG8L (00A8H) <br> TREG8H (00A9H) <br> TREG9L (00AAH) <br> TREG9H (00ABH) | TREGAL (00B8H) <br> TREGAH (00B9H) <br> TREGBL (OOBAH) <br> TREGBH (00BBH) |
|  | Capture Register | CAP8L (00ACH) <br> CAP8H (00ADH) <br> CAP9L (00AEH) <br> CAP9H (00AFH) | CAPAL (00BCH) <br> CAPAH (00BDH) <br> CAPBL (00BEH) <br> CAPBH (00BFH) |

3.8.1 Block diagram


Figure 3.8.1 Block Diagram of Timer 8


Figure 3.8.2 Block diagram of Timer A

### 3.8.2 Operation of each circuit

(1) Prescaler

A 5-bit prescaler provides a clock source for timer 8. The input clock for the prescaler, $\phi T 0$, is obtained by dividing fc by four. The TRUN8 <T8PRUN> bit enables or stops the prescaler operation. A write of 1 to the bit causes the prescaler to start counting and a write of 0 causes it to be cleared and stopped. Table 3.8 .2 shows the resolutions of prescaler output clocks.

Table 3.8.2 Prescaler Clock Resolution
At fc $=20 \mathrm{MHz}$

| Output clock | Interval |
| :---: | :---: |
| фT1 ( 8/fc) | $0.4 \mu \mathrm{~s}$ |
| фT4 ( 32/fc) | $1.6 \mu \mathrm{~s}$ |
| фT16 (128/fc) | $102.4 \mu \mathrm{~s} \wedge$ |

(2) Up-counter (UC8)

The up-counter is a 16-bit binary counter according to theinputclock specified with TMOD8 <T8CLK1, T8CLK0>.

The input clock can be selected from among $\phi \mathrm{T} 1, \phi \mathrm{~T} 4, \phi \mathrm{~T} 16$ and an external clock on the TI8 pin. The TRUN8 <T8RUN>bit controls counting, stopping and clearing the counter.

The up-counter, UC8, is cleared to zero when its value matches the timer register, TREG9H/L, if clearing is enabled. The $\langle T M O D 8<T 8 C L E>$ bit is used to enable or disable clearing.

If clearing is disabled, the counter operates as a free-running counter.
If an overflow occurs in UC8, an overflow interrupt (INTTO8) is generated.
(3) Timer registers (TREG8H/L and TREG9H/L)

These two 16 -bit registers are used to frequencies specify A comparator match detection signal is output if the value in up-counter UC8 matches that in the timer register. To set data in 16 -bit timer registers TREG8H/L and TREG9H/L, use a 2 -byte data transfer instruction or use two 1-byte data transfer instructions to set the lower eight bits and then the upper eight bits.

The TREG8 timer register has a double-buffer configuration and is paired with register buffer 8 . The double buffer can be enabled or disabled 'using the timer 8 control register. The double buffer is disabled if the register bit is set to 0 and enabled if it is set to 1 .
When the double buffer is enabled, a data transfer from the register buffer to the timer register takes place if the value in the up-counter (UC8) matches the value in the timer register (TREG9).
Upon a reset, the values in TREG8 and TREG9 are undefined. To use) the 16 -bit timer, therefore, it is necessary to first write data to the registers.
Upon a reset, TRUN8<T8RDE> is initialized to 0 , thus, disabling the double buffer. To use the double buffer, first write data to the timer register and set TRUN8<T8RDE> to 1 before writing next data to the register buffer.
The TREG8 and register buffer are assigned to the same address, 0000A8H / 0000 A 9 H . If TRUN $8<$ T8RDE $\leftrightarrows=0$, the same value is written to both TREG8 and register buffer. If TRUN8<T8RDE> $\Rightarrow 1$, the value is only written to the register buffer.


Figure 3.8.3 Address of Timer Registers
(4) Capture registers (CAP8H/L and CAP9H/L)

The capture registers are 16-bit registers that latch the value of UC8.
To read data from a capture register, use a 2 -byte data transfer instruction or use two 1-byte data transfer instructions to read the lower eight bits and then the upper eight bits.

The capture registers are located at the following addresses:


The capture registers are read-only. They cannot be written using a program.

Figure 3.8.4 Address of Cature Registers
(5) Capture input and external interrupt control

This circuit controls the timing for latehing the value of up-counter UC8 into capture register CAP8 and the generation external interrupt INT5. The TMOD8 <CAP89M1, CAP89M0> bits specify the capture register interrupt timing and external interrupt edge selection. (Externalinterrupt INT6 is fixed to the rising edge.)

The prescater must be set to the RUNstate (TRUN8 <T8PRUN> = 1).
The value of up-counter UC8 can also be latched into the capture register using software (Software capture). By software capture, writing a 0 to TMOD8 <CAP8IN> causesthe current value of UC8 to be captured into capture register CAP8.
(6) Comparators (CP8 and GP9)
$>$ The 16-bit comparators compare the value in UC8 with the values set in TREG8 and $<$ TREG9 to detect a match.
Upon the detection of a match, they generate INTTR8 and INTTR9, respectively.
(7) Timer flip-flops (TFF8 and TFF9)

The timer flip-flops (TFF8 and TFF9) are inverted with a match detection signal from the comparator or a capture register latch signal. Inversion triggers for TFF8 and TFF9 canbe controlled using TFFCR8 <CAP9T8, CAP8T8, EQ9T8, EQ8T8> and TMOD8<CAP9T9, EQ9T9>, respectively. Upon a reset, the values in TFF8 and TFF9 are undefined. Writing 00 to [TFF8C1:0](TFF8C1:0) and [TFF9C1:0](TFF9C1:0) triggers the inversion of the flip-flop. Writing 01 causes the flip-flop to be set to 1 while writing 10 causes it to be cleared to 0 .

The values of TFF8 and TFF9 can be output through timer output pins TO8 (shared with PD2) and TO9 (shared with PD3). To output the timer value, it is necessary to first set the port to enable output, using the port D SFR.

### 3.8.3 16-bit timer registers



1218: Operation in IDLE2 mode (for details, see "3.3.2
Standby Controller")
T8PRUN: Prescater operation
Note: TRUN8 bits 1, 4, and 5 return undefined values if read. RRUN: Timer 8 operation
Timer A Operation Control Register

I2TA: Operation in IDLE2 mode (for details, see "3.3.2
Standby Controller")
TAPRUN: Prescaler operation
TARUN: Timer 8 operation
Note: TRUNA bits 1, 4, and 5 return undefined values if read.

Figure 3.8.5 Registers for 16-bit Timers (TRUN8, TRUNA)

Timer 8 Mode Register


Figure 3.8.6 Registers for 16-bit Timers (TMOD8)

Timer A Mode Register


Figure 3.8.7 Registers for 16-bit Timers (TMODA)

Timer 8 Flip-Flop Control Register


Figure 3.8.8 Registers for 16-bit Timers (TFFCR8)

Timer A Flip-Flop Control Register


Figure 3.8.9 Registers for 16-bit Timers (TFFCRA)

Timer Registers (Timer 8 and Timer A)

| Symbol | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TREG8L | $\begin{gathered} \text { A8H } \\ \text { (no RMW) } \end{gathered}$ | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TREG8H | $\begin{gathered} \mathrm{A9H} \\ \text { (no RMW) } \end{gathered}$ | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TREG9L | AAH (no RMW) | - |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TREG9H | ABH (no RMW) |  |  |  |  |  |  |  |  |
|  |  | W |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |
| TREGAL | $\begin{gathered} \mathrm{B} 8 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | - |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| TREGAH | $\begin{gathered} \mathrm{B9H} \\ \text { (no RMW) } \end{gathered}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| TREGBL | BAH (no RMW) |  |  |  |  | - | , | C |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
| TREGBH | $\begin{gathered} \text { BBH } \\ \text { (no RMW) } \end{gathered}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  | Undefined |  |  |  |  |  |  |  |

Capture Registers (Timer 8 and Timer A)


Figure 3.8.10 Registers for 16-bit Timers. (TREG8 to B (L/H), CAP8 to B (L/H))

### 3.8.4 Operation in each mode

(1) 16 -bit interval timer mode

Generating interrupts at regular intervals
Set an interval time in timer register TREG9 to generate an INTTR9 interrupt.
$\left[\begin{array}{llllllllll}\text { TRUN8 } & \leftarrow & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \text { INTET89 } & \leftarrow & \mathrm{X} & 1 & 1 & 0 & 0 & x & 0 & 0 \\ \hline\end{array}\right.$

X = Don't care $\quad$ "-" = No change
(2) 16 -bit event counter mode

The 16 -bit timer can function as an event counter by using an external clock (supplied on the TI8 pin) as the input clock.

The up-counter is incremented on the rising edge of the TI8 pin input. The count value can be obtained by performing a software capture and then reading the captured


Note: The prescaler must also be set to "Run" mode (TRUN8 <T8PRUN> = "1") when the timer is used as aneyent counter.

(3) 16 -bit PPG (programmable square wave) output mode

In this mode, the timer can be used to output a square wave having any specified frequency and duty ratio (programmable square wave). Either low-active or high-active output pulses can be selected.

The inversion of timer flip-flop TFF8 is triggered with a match between UC8 and the timer register (TREG8 and TREG9) setting, resulting in a programmable square wave being output through the TO8 pin. The values of TREG8 and TREG9 must satisfy the following condition:
(TREG8 value) < (TREG9 value)


Figure 3.8.11 Programmable Pulse Generation (PPG) Output Waveforms
In this mode, if the double buffer for TREG8 is enabled, the value of register buffer 8 is shifted into TREG8 upon a match with TREG9. Using the double buffer facilitates


Figure 3.8.12 Operation of Register Buffer


The following shows a block diagram of this mode:


Figure 3.8.13 Block Diagram of 16 -bit PPG Output Mode
In 16-bit PPG output mode, set the registers as follows:

(4) Examples using the capture function

The capture function can be used for many applications, including the following examples:
a. One-shot pulse output from external trigger pulse
b. Frequency measurement
c. Pulse width measurement
d. Time difference measurement
a. One-shot pulse output from external trigger pulse


Operate up-counter UC8 in free-running mode using the prescaler output clock. Supply external trigger pulses through the TI8 pin and use the capture function to latch the up-counter value into capture register CAP8 on the rising edge of a trigger pulse.

An INT5 interrupt occurs on the rising edge of an external trigger pulse. In INT5 interrupt handling, set timer register TREG8 with the sum ( $c+d$ ) of the CAP8 value (c) and delay time (d). For timer register TREG9, set the sum (c + d + p) of the TREG8 value $(c+d)$ and the width of the one-shot pulse (p). (That is, TREG8 $=\mathrm{c}+\mathrm{d}$ and TREG9 $=\mathrm{c}+\mathrm{d}+\mathrm{p}$.)

In addition, set <EQ9T8, EQ8T8> to 11 to enable a trigger so that timer flip-flop TFF8 will be inverted upon a match between UC8 and TREG8 as well as a match between UC\& and TREG9.
Once a one-shot pulse has been output, use the INTTR9 interrupt handling to redisable a trigger.

The symbols (c), (d), and (p) in the above description correspond to symbols c, d, and $p$ in Figure 3.8.14, "One-shot pulse output from an external trigger pulse (with delay)."


Figure 3.8.14 One-shot Pulse Output (with delay)

Example settings: Outputting a one-shot pulse of 2 ms with a $3-\mathrm{ms}$ delay using an external trigger pulse on the TI8 pin

$\left[\begin{array}{lll}\text { TREG8 } & \leftarrow \text { CAP8 }+3 \mathrm{~ms} / \phi \mathrm{T} 1 \\ \text { TREG9 } & \leftarrow \text { TREG8 }+2 \mathrm{~ms} / \phi \mathrm{T} 1 \\ \text { TFFCR8 } & \leftarrow \mathrm{X} X \quad-\end{array}\right.$


Setting INTTR9


Disable TFF8 inversion upon a match with TREG8 and TREG9.
Disable INTTR9.
$X=$ Don't care; "-" = No change


If a delay time is not necessary, invert timer flip-flop TFF8 when the counter value is captured into CAP8 and use an INT5 interrupt to set timer register TREG9 with the sum ( $c+\hat{p}$ ) of the CAP8 value (c) and the one-shot pulse width (p). Enable TFF8 so that it will be inverted upon a match between TREG9 and UC8. And upon an INTTR9 interrupt, redisable TFF8.


Figure 3.8.15 One-shot Pulse Output (without delay)
b. Frequency measurement

In this mode, the timer is used to measure the frequency of annexternal clock. Supply an external clock through the TI8 pin and measure it using 8-bit timers (timers 0 and 1) and a 16 -bit timer/event counter (timer 8 ). Set the timer 8 input clock to the TI8 input and set TMOD8 < CAP89M1, CAP89M0> to 11. Capture the value of up-counter UC8 into CAP8 on the rising edge of timer flip-flop TFF1 for the 8 -bit timers (timers 0 and 1 ) and into CAPg on its falling edge.

Use 8-bit timer interrupts (INTT0 and INTT1) to obtain the frequency from the difference between the values in capture registers CAP8 and CAP9.

Count clock
(TI8 input clock)

Figure 3.8.16 Frequency Measurement

For example, if the TFF1 " 1 " level width is set to 0.5 s with the 8 -bit timers and the difference between CAP8 and CAP9 is 100 , then the frequency is $100 \div 0.5 \mathrm{~s}=$ 200 Hz . $\rangle$
c. Pulse width measurement

In this mode, the timer is used to measure the High-level width of an external pulse. Supply an external pulse through the TI8 pin and operate the 16 -bit timer/event counter in free-running mode using the internal clock. Use the capture function to trigger capturing on both the rising and falling edges of an external pulse to capture the value of the up-counter (UC8) into capture registers CAP8 and CAP9. An INT5 interrupt occurs on the falting edge of the TI8 pin input.
The pulse width can be determined from the difference between CAP8 and CAP9 and the period of the internal clock.
For example, if the prescaler output clock period is $0.8 \mu \mathrm{~s}$ and the difference between CAP8 and CAP9 is 100, then the pulse width is $100 \times 0.8$ [ $\mu \mathrm{s}$ ] $=80$ [ $\mu \mathrm{s}$ ].
Software-based processing is necessary if the pulse width to be measured exceeds the maximum count time for UC8.


Figure 3.8.17 Pulse Width Measurement

Note: Only in pulse width measurement mode (TMOD8 [CAP89M1:0](CAP89M1:0) = 10), an INT5 external interrupt occurs on the falling edge of the Ti8 input. It occurs on the rising edge in all other modes.


To measure the Low-level width, multiply the period of the prescaler output clock by the difference between the first C9 value and the second C8 value in the INT5 interrupt handling.

d. Time difference measurement

In this mode, the timer is used to measure the time difference between the rising edges of an external pulse input on the TI8 and TI9 pins. Operate the 16 -bit timer/event counter (timer 8) in free-running mode using the internal clock and capture the value of up-counter UC8 into capture register CAP8 on the rising edge of the TI8 input, at which time an INT5 interrupt occurs.

Similarly, capture the value of up-counter UC8 into capture register CAP9 on the rising edge of the TI9 input, at which time an INT6 interyupt occurs.
Once the values have been captured into the capture registers, the time difference can be determined by multiplying the period of the internal clock by the difference between CAP9 and CAP8.


Figure 3.8.18 Time Difference Measurement



### 3.9 Serial Channels

The TMP92CD54I contains two serial input/output channels. Both channels support UART mode (asynchronous communication) and I/O interface mode (synchronous communication).

- I/O interface mode - Mode 0: Transmits and receives I/O data and its synchronization signal (SCLK) for expanding I/O.
- UART mode


Transmits/receives 7 -bit data. Transmits/receives 8 -bit data. Transmits/receives 9 bit data.

In mode 1 and mode 2, a parity bit can be added. In mode 3, a wakeup function is supported for the master controller to activate the slave controller in a serial link system.

Figure 3.9.2 and Figure 3.9.3 show block diagrams for each channel.
Serial channels 0 and 1 operate independently of each other. Both channels operate in the same way except the differences in specification listedin Table 3.9.1. This section only describes the operation of channel 0 .

Table 3.9.1 Differences between Channels 0 to 1

|  | Channel $0 \sim$ Channel 1 |  |
| :---: | :---: | :---: |
| Pin Name | TXDO (PFO) | TXD1 (PF3) |
|  | RXDO (PF1) <br> $\overline{\mathrm{CTSO}} / \mathrm{SGLKO}(\mathrm{PF} 2)$ ) | RXD1 (PF4) CTS1/SCLK1 (RF5) |

- Mode 0 (I/O Interface Mode)

$\longleftarrow$ Transfer direction

- Moder 2 (8-Bit UART Mode)

- Mode 3 (9-Bit UART Mode)


When Bit $8=1$, an address (select code) is denoted.
When Bit $8=0$, data is denoted.

Figure 3.9.1 Data Formats
3.9.1 Block diagram for each channel


Figure 3.9.2 Block Diagram of the Serial Channel 0


Figure 3.9.3 Block Diagram of the Serial Channel 1

### 3.9.2 Operation of each circuit

(1) Prescaler

The 6 -bit prescaler divides the $1 / 4$ system clock ( $\mathrm{fc} / 4$ ) to generate the input clock for the baud rate generator. The BR0CR[BR0CK1:0](BR0CK1:0) bits in the baud rate generator control register specify the input clock from the prescaler.

Table 3.9.2 shows the resolutions of prescaler output clocks.
Table 3.9.2 Prescaler Clock Resolution to Baud Rate Generator
At fc $=20 \mathrm{MHz}$

| Output clock |  |
| :---: | :---: |
| $\phi \mathrm{T} 0$ | $(4 / \mathrm{fc})$ |
| $\phi \mathrm{T} 2$ | $(16 / \mathrm{fc})$ |

The baud rate generator uses one of four prescaler output clocks, $\phi \mathrm{TO}, \phi \mathrm{T} 2, \phi \mathrm{~T} 8$ and $\phi \mathrm{T} 32$.


Figure 3.9.4 6-bit Prescaler
(2) Baud rate generator

The baud rate generator generates a transmit/receive clock that defines the transfer speed on a serial channel.

The clock input to the baud rate generator is generated with the 6 -bit prescaler from $\phi \mathrm{T} 0, \phi \mathrm{~T} 2, \phi \mathrm{~T} 8$, or $\phi \mathrm{T} 32$. The BR0CR[BR0CK1:0](BR0CK1:0) bits in the baud rate generator control register specify the input clock.

The baud rate generator contains a frequency divider thatean divide the clock by N ( $\mathrm{N}=1$ to 16 ) or $\mathrm{N}+(16-\mathrm{K}) / 16(\mathrm{~N}=2$ to 15 and $\mathrm{K}=1$ to 15). Note that specifying division by N causes the ( $16-\mathrm{K}$ )/16 portion to be disabled.

|  | Division by N setting | Division by $\mathrm{N}+(16-K) / 16$ setting |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 1 | $((2) N$ | $\ldots$ | 15 |
| 1 | 1 |  | Do not use |  |  |
| 2 | 2 | $2+1 / 16$ | $2+2 / 16$ |  | 2+15/16 |
| 3 | 3 | $3+1 / 16$ | $3+2 / 16$ |  | 3+15/16 |
| 4 | 4 | $4+1 / 16>$ | $\mathrm{V}_{4+2 / 16}$ |  | 4+15/16 |
| 5 | : | $\because<$ | : $>$ |  | : |
| 14 | 14 | (14+1/16 | $14+2 / 16$ |  | 14+15/16 |
| 15 | 15 | 15+1/16 | $15+2 / 16$ |  | 15+15/16 |

so the overall division can take any value in the range $[1 ; \mathrm{N}+(16-\mathrm{K}) / 16 ; 16]$ with $\mathrm{N}=2$, $3, \ldots, 15$ and $\mathrm{K}=1,2, \ldots, 15$.

The transfer rate is determined from the settings of BR0CR<BR0ADDE, BR0S3:0> and BR0ADD[BR0K3:0](BR0K3:0).

BR0CR<BROADDE $>$ : Division by $\mathrm{N}+(16-\mathrm{K}) / 16$
$0:$ Disabled
1: Enabled
BR0CR $\triangleleft$ BR0S3:0>: Set division ratio

$\mathrm{BR} 0 \mathrm{ADD}<\mathrm{BR} 0 \mathrm{~K} 3: 0>$ : Set division ratio K (when division by $\mathrm{N}+(16-\mathrm{K}) / 16$ is enabled)


- In UART mode
(1) When BR0CR<BR0ADDE $>=0$

The setting of $\mathrm{BR} 0 \mathrm{ADD}<\mathrm{BR} 0 \mathrm{~K} 3: 0>$ is ignored and the frequency is divided by N as specified with BR0CK[BR0S3:0](BR0S3:0) $(\mathrm{N}=1,2,3 \ldots 16)$.
(2) When $\mathrm{BR} 0 \mathrm{CR}<\mathrm{BR} 0 \mathrm{ADDE}>=1$

Division by $\mathrm{N}+(16-\mathrm{K}) / 16$ is enabled. The frequency is divided by $\mathrm{N}+(16-$ $\mathrm{K}) / 16$ according to N specified with $\operatorname{BR} 0 \mathrm{CR}<\mathrm{BR} 0 \mathrm{~S} 3: 0>(\mathrm{N}=2,3 \ldots 15)$ and K
specified with BR0ADD[BR0K3:0](BR0K3:0) $(\mathrm{K}=1,2,3 \ldots 15)$.
Note: If $N=1$ or 16 , division by $N+(16-K) / 16$ is disabled and BROCR <BROADDE> must be set to 0 .

- In I/O interface mode

In I/O interface mode, division by $\mathrm{N}+(16-\mathrm{K}) / 16$ eannot be used. Always set BR0CR<BR0ADDE $>$ to 0 to perform division by N .

The following shows how to calculate the baud rate when using the baud rate generator:

- UART mode

$$
\text { Baud Rate }=\frac{\text { Baud rate generator inputclock frequency }}{\text { Baud rate generator frequency division value }} \div 16
$$

- I/O interface mode

$$
\text { Baud Rate }=\frac{\text { Baud rate generaton input clock frequency }}{\text { Baud rate generator frequency division yalue } \div 16}
$$

- Division by an integer (N)

The baud rate in UART mode is calculated as follows when fc $=19,6608 \mathrm{MHz}$, the input clock is $\phi$ T2 (frequency: fc/16), division value $\mathrm{N}(\mathrm{BR} 0 \mathrm{CR}<\mathrm{BR} 0 \mathrm{~S} 3: 0>)=8$, and BR0CR<BR0ADDE> $=0$ :

$$
\begin{aligned}
\text { Baud Rate } & =\frac{\mathrm{fc} / 16}{8} \div 16 \\
& =19.6608 \times 10^{6} \div 16 \div 8 \div 16=9600(\mathrm{bps})
\end{aligned}
$$

Note: The setting of BROADD $<$ BR0K3:0> is ignored for division by an integer because division by $\mathrm{N}+(16-K) / 16$ is disabled.

- Division by $\mathrm{N}+(16-\mathrm{K}) / 16$ (in UART mode only)

The baud rate is calculated as fortows when $\mathrm{fc}=15.9744 \mathrm{MHz}$, the input clock is $\phi \mathrm{T} 2$ (frequency: fe<16), division value $\mathrm{N}(\mathrm{BROCR}<\mathrm{BR} 0 \mathrm{~S} 3: 0>)=6, \mathrm{~K}(\mathrm{BROADD}<\mathrm{BR} 0 \mathrm{~K} 3: 0>)$ $=8$, and $\mathrm{BR} 0 \mathrm{CR} \angle \mathrm{BR} 0 \mathrm{ADDE}>=1$.

Baud Rate $=\frac{\mathrm{fc} / 16}{6+(16-8) / 16} \div 16$

$$
=15.9744 \times 10^{6} \div 16 \div(6+8 / 16) \div 16=9600(\mathrm{bps})
$$

Table 3.9.3 and Table 3.9.4 show example baud rates in UART mode.
An external clock input can also be used as the serial clock. The following shows how to calculate the baud rate in that case:

- UART mode

Baud rate $=$ external clock input frequency $\div 16$
The external clock input frequency must be less than or equal to $\mathrm{fc} / 4$.

- I/O interface mode

Baud rate $=$ external clock input frequency
The external clock input frequency must be less than or equal to fc/16.

Table 3.9.3 Selection of Transfer Rate (1)
(When using the baud rate generator with BROCR<BROADDE> $=0$ )

| $\mathrm{fc}[\mathrm{MHz}]$ |  | Input Clock | $\phi$ T0 <br> $(4 / \mathrm{fc})$ | $\phi$ T2 <br> $(16 / \mathrm{fc})$ | $\phi$ T8 <br> $(64 / \mathrm{fc})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 18.432000 | Frequency Divider | $\phi$ T32 <br> $(256 / \mathrm{fc})$ |  |  |  |
| 19.660800 | 15 | 19.200 | 4.800 | 1.200 | 0.300 |

Note: In I/O interface mode, the transfer rate is eight times the value shown in the table.

Table 3.9.4 Selection of Transfer Rate (2)
(When using timer 0 input clock 木T1 $^{(1)}$


How to calculate the baud rate (when using timer 0)

Transfer rate $=$

(When the timer $O$ input clock is $\phi T 1$ )
Note: In I/O interface mode, a match signal from timer 0 cannot be used as a transfer clock.


(3) Serial clock generator

This circuit generates a basic clock for transmitting and receiving data.

- In UART mode

The SC0MOD0[SC1:0](SC1:0) register selects the clock to be used to generate the basic clock, SIOCLK, from the baud rate generator, internal clock $\phi 1$ (fc/2), a match detection signal from timer 0 , or an external clock (SCLK0).

- In I/O interface mode

In SCLK output mode ( $\mathrm{SC} 0 \mathrm{CR}<\mathrm{IOC}>=0$ ), the frequency of the baud rate generator output is divided by two to generate the basic clock.

In SCLK input mode ( $\mathrm{SC} 0 \mathrm{CR}<\mathrm{IOC}>=1$ ), the basic clock is generated by detecting the rising or falling edge, as specified with the $\operatorname{SC0CR}<S C L K S>$ register.
(4) Receive counter

The receive counter is a 4-bit binary counter used in UART mode that increments with SIOCLK. A bit of data is received using 16 SIOCLK cycles and data is. sampled in the seventh, eighth, and ninth clock cycles.

The received data is determined based on majority rule using three samples.
For example, if data is sampled as 1,0 , and 1 in the seventh, eighth, and ninth clock cycles, respectively, the received data is determined to be 1. If the sampled data is 0,0 , and 1 , the received data is determined to be 0 .
(5) Receive controller

- In I/O interface mode


In SCLK output mode ( $\mathrm{SC} \theta \mathrm{CR}<\mathrm{IOC}>=<0$ ), the RXD0 pin is sampled on the rising edge of the shift clock output to the SCLK0 pin.

In SCLK input mode ( $\mathrm{SC} 0 \mathrm{CR}<\mathrm{IOC}>=1$ ), the RXD0 pin is sampled on the rising or falling edge of the SCLK0 pin input, depending on the $\mathrm{SC0CR}<$ SCLKS> setting.

- In UART mode

The receive controller has a start bit detector based on majority rule. If at least two of the three samples are 0 , the controller determines that the start bit is valid and starts receiving data.

It also determines received data based on majority rule during data reception.

(6) Receive buffer

The receive buffer has double-buffer structure to prevent an overrun error. Received data is stored in receive buffer 1 (shift register) one bit at a time. Once seven or eight bits have been stored, the data is moved to the other buffer, receive buffer 2 (SC0BUF), at which time an INTRX0 interrupt occurs.
The CPU only reads data from receive buffer 2 (SC0BUF). Data received next can be stored in receive buffer 1 before the CPU reads the received data from receive buffer 2 (SC0BUF). An overrun error occurs, however, if the CPU does not read data from receive buffer 2 (SC0BUF) before all bits of next data are stored in receive buffer 1. If an overrun error occurs, the contents of receive buffer 2 and SC0CR<RB8> are maintained but those of receive buffer 1 are lost.
The parity bit when a parity is added to 8 -bit UART data or the most significant bit in 9-bit UART mode is stored in $\mathrm{SC} 0 \mathrm{CR}<\mathrm{RB} 8>$.

In 9-bit UART mode, setting SCOMOD<WU $>$ to 1 enables slave oontroller wakeup operation and an INTRX0 interrupt occurs only if SC0CR $<$ RB8 $>=1$.
(7) Transmit counter

The transmit counter is a 4-bit binary counter used in UART mode. It is also counted with SIOCLK and generates a transmit clock, TXDCLK, once every 16 clock


Figure 3.9.5 Generation of the transmission clock
(8) Transmit controller

- In I/O interface mode

In SCLK output mode ( $\mathrm{SCOCR}<\mathrm{IOC}>=\theta$ ), the data in the transmit buffer is output to the TXDO pin, one bit at a time, on the rising edge of the shift clock output through the SCEKO pin.
In SCLKinput mode ( $\mathrm{SCOCR}<\mathrm{IOC} \gg 1$ ), the data in the transmit buffer is output to the TXDO pin, one bit at a time, on the rising or falling edge of the SCLK input, depending on the SCOCR<SCLKS $>$ setting.

-     - In UART mode

Once the CPU wrítes transmit data to the transmit buffer, the transmit controller


## Handshaking

Serial channels 0 and 1 have the $\overline{\text { CTS }}$ pins, which enable transmission in frame units, thus preventing an overrun error. This function can be disabled or enabled using SC0MOD0<CTSE>.
If the $\overline{\text { CTS0 }}$ pin is driven High during transmission, the transmitter completes the transmission of the data currently being transmitted and then stop transmission until the $\overline{\text { CTS0 }}$ pin is driven back Low. An INTTX0 interrupt, however, occurs, with which the transmit controller requests next transmit data from the CPU writes the data to the transmit buffer and then waits until transmission is ready
The TMP92CD54I does not have a dedicated RTS pin. Any single port can be assigned to the RTS function. Once the receiver completes receiving data (in the RXD interrupt routine), it can drive the assigned RTS port High to request the transmitter to suspend transmission, thus easily implementing handshaking.

Timing to writing to the
Transmission Buffer


Figure 3.9.6 Handshake Function


Note 1. If the $\overline{\mathrm{CTS}}$ signalis drivenHigh during transmission, next data transmission stops upon the completion of the current transmission.

Note 2: Transmission starts on the first falling edge of the TXDCLK clock after the CTS signal falls.
Figure 3.9.7 $\overline{\mathrm{CTS}}$ (Clear to send) Timing
(9) Transmit buffer

The CPU writes transmit data to the transmit buffer (SC0BUF). The transmit buffer shifts out the data, one bit at a time, in an LSB-first manner, with the transmit shift clock, TXDSFT, generated from the transmit controller. Once all bits have been shifted out, an INTTX0 interrupt occurs indicating that the transmit buffer is empty.
(10) Parity controller

Setting the $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ bit in the serial channel control register to 1 enables transmission with a parity. A parity can, however, be added only in 7-bit UART or 8-bit UART mode. The SC0CR<EVEN> register bit specifies whether an even or odd parity is used.

When transmitting data, the parity controller automatically generates a parity from the data written to the transmit buffer, SC0BUF. The parity is transmitted using SC0BUF<TB7> in 7-bit UART mode or SC0MOD0<TB8> in 8-bit UART mode. Ensure that the $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ and $\mathrm{SC} 0 \mathrm{CR}<\mathrm{EVEN}>$ bits are set before writing transmit data to the receive buffer.

When receiving data, the parity controler automatically generates a parity from the data that has been shifted into receive buffer 1 and then moved to receive buffer 2 (SC0BUF). The generated parity is compared with the parity contained in SC0BUF $<$ RB7 $>$ in 7 -bit UART mode or $\mathrm{SC} 0 \mathrm{CR}<$ RB8 $>$ in 8 -bit UART mode. If they differ, a parity error occurs and the SCOCR $<\mathrm{PERR}>$ flag is set.)
(11) Error flags

Three error flags are provided to improve reliability in received data.

1. Overrun error $<$ OERR $>$

An overrun error occurs if all bits of next data are received into receive buffer 1 with valid data still contained in receive buffer 2 (SC0BUF).
Recommended processing flow when an overrun error occurs:
(Receive interrupt routine)

4) Write 0 to $<$ RXE $>$ to disable reception.
5) Wait until the current frame is completed.
6) Read the receive buffer.
7) Read the error flag.
8) Write 1 to $<$ RXE $>$ to enable reception.
9) Request retransmission.
10) Miscellaneous processing
2. Parity error $<$ PERR $>$

A parity error occurs if the parity generated from the data moved to receive buffer 2 (SC0BUF) differs from the parity bit received through the RXD pin.
3. Framing error < FERR>

The stop bit in the received data is sampled three times near the middle of the reception period. A framing error occurs if it proves to be 0 based on majority rule.
(12) Start and stop timings for each signal
a. In UART mode

Reception
Table 3.9.5 Start and Stop Timings

| Mode |  | 9-Bit <br> (Note) | 8-Bit + Parity <br> (Note) |
| :--- | :--- | :--- | :--- |
| Interrupt timing | Center of last bit <br> (bit 8) | Center of last bit <br> (parity bit) | Center of stop bit |
| Framing error timing | Center of stop bit | Center of stop bit | Center of stop bit |
| Parity error timing | - | Center of last bit <br> (parity bit) | Center of last bit <br> (parity bit) |
| Overrun error timing | Center of last bit <br> (parity bit) | Center of stop bit |  |

Note: In 9-bit mode or 8-bit + parity mode, the ninth bit pulse and an interrupt occur simultaneously. To normally check for a framing error, therefore, itisnecessary to wait for a single bit cycle to transmit a stop bit.

Transmission
Table 3.9.6 Stop Timings

|  | Mode | 9-Bit | 8-Bit + Parity | 8-Bit, 7-Bit + Parity, 7-Bit |
| :--- | :--- | :--- | :--- | :--- |
| Interrupt timing | Just before stop bit is <br> transmitted | Just before stop bitis <br> transmitted | Just before stop bit is <br> transmitted |  |

b. I/O interface

Table 3.9.7 Interrupt Timings

| Transmission <br> Interrupt <br> timing | SCLK Output Mode |
| :--- | :--- | :--- | | Immediately after rise of last SCLK signal. |
| :--- |
| (See figure 3.9 20.) |



### 3.9.3 SFR description



Figure 3.9.8 Serial Mode Control Register (channel 0, SCOMODO)



Note: Reading any of the error flags causes all of them to be cleared. Do not use a bit test instruction to test a single bit only.

Figure 3.9.10 Serial Control Register (channel 0, SCOCR)


Note: Reading any of the error flags causes all of them to be cleared. Do not use a bit test instruction to test a single bit onty.

Eígure 3.9.11 Sérial Control Register (channel 1, SC1CR)

. When $N=1$ or 16 , division by $N+(16-K) / 16$ in UART mode cannot be used. Division by $N+(16-$ $K) / 16$ with $<B R O K 3: 0>=0000$ is also not supported. If any of those settings are used, set BROCR<BROADDE> to o to disable division by $\mathrm{N}+(16-K) / 16$.
Note 1: When using division by $N+(16-K) / 16$, first set the value of $K(K=1$ to 15$)$ in BROADD[BROK3:0](BROK3:0) before setting BR0CR<BROADDE> to 1 .

Note 2: Division by $\mathrm{N}+(16-\mathrm{K}) / 16$ can only be used in UART mode. In I/O interface mode, set BROCR<BROADDE> to 0 to disable division by $\mathrm{N}+(16-K) / 16$.

Figure 3.9.12 Baud Rate Generator Control (channel 0, BROCR, BROADD)

: When $N=1$ or 16 , division by $N+(16-K) / 16$ in UART mode cannot be used. Division by $N+(16-$ $K) / 16$ with $<B R O K 3: 0>=0000$ is also not supported. If any of those settings are used, set BROCR<BROADDE> to o to disable division by $\mathrm{N}+(16-K) / 16$.
Note 1: When using division by $N+(16-K) / 16$, first set the value of $K(K=1$ to 15$)$ in BR1ADD[BR1K3:0](BR1K3:0) before setting BR1CR<BR1ADDE> to 1 .

Note 2: Division by $\mathrm{N}+(16-\mathrm{K}) / 16$ can only be used in UART mode. In I/O interface mode, set $B R 1 C R<B R 1 A D D E>$ to 0 to disable division by $N+(16-K) / 16$.

Figure 3.9.13 Baud Rate Generator Control (channel 1, BR1CR, BR1ADD)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | (Transmission) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | TB7 | TB6 | TB5 | TB4 | TB3 | TB2 | TB1 | TB0 |  |
| $\begin{aligned} & \text { SCOBUF } \\ & \text { (00COH) } \end{aligned}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |  |
|  | RB7 | RB6 | RB5 | RB4 | RB3 | RB2 | RB1 | RB0 | (Reveiving) |

Note: SCOBUF does not support a read-modify-write operation.
Figure 3.9.14 Serial Transmission/Receiving Buffer Registers (channel 0, SCOBUF)

| $\begin{aligned} & \text { SC0MOD1 } \\ & (00 \mathrm{C} 5 \mathrm{H}) \end{aligned}$ | - | 7 | 6 | 5 | 4 |  |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | 12S0 | FDPX0 | - | - |  |  | - | - |
|  | Read/Write | R/W | R/W |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | - | - |  | - |  | - |
|  | Function | IDLE2 <br> 0: Stop <br> 1: Run | duplex <br> 0 : half <br> 1: full |  |  |  |  |  |  |

Figure 3.9.15 Serial Mode Control Register 1 (channel 0, SCOMOD1)


Note: SC1BUF does not support a read-modify-write operation.
Figure 3.9.16 Serial Transmission/Receiving Buffer Registers (channel 1, SC1BUF)

SC1MOD1 (00CDH)


Figure 3.9.17 Serial Mode Control Register 1 (channel 1, SC1MOD1)

### 3.9.4 Operation in each mode

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of input/output pins (I/O). In this mode, a serial channel transmits and receives data to and from a shift register or other devices connected externally.
The I/O interface mode can be selected between SCLK output mode, in which the TMP92CD54I outputs a synchronization clock (SCLK) and SCLK input mode, in which SCLK is supplied from an external device.


Figure 3.9.18 Example of SCLK Output Mode Connection


Figure 3.9.19 Example of SCLK Input Mode Connection

a. Transmission

In SCLK output mode, every time the CPU writes data to the transmit buffer, 8-bit data is output through the TXD0 pin and the synchronization clock through the SCLK0 pin.

Once all data has been output, INTES0<ITX0C $>$ is set to 1 and an INTTX0 interrupt occurs.


Figure 3.9.20 Transmitting Operation in I/O Interface Mode (SCLKO Output Mode)
In SCLK input mode, when the transmit buffer contains data written by the CPU, activating the SCLK0 input causes 8 -bit data to be output through the TXD0 pin.

Once all data has been output, INTESO<ITX0C> is set to 1 and an INTTX0 interrupt occurs.


Figure 3.9.21 Transmitting Operation in MO Interface Mode (SCLKO Input Mode)

b. Reception

In SCLK output mode, every time the CPU reads received data and the receive interrupt flag, INTES0<IRX0C>, is cleared, the synchronization clock is output through the SCLK0 pin and next data is shifted into receive buffer 1 . Once 8 -bit data has been received, the data is moved to receive buffer 2 (SC0BUF), causing INTES0<IRX0C> to be re-set to 1 and an INTRX0 interrupt to occur.

The initial start of SCLK output is triggered by setting SCOMOD0<RXE> to 1. IRXOC(INTRXO
interrupt request interrupt request) SCLK0 output RXD0


Figure 3.9.22 Receiving Operation in I/O Interface Mode (SCLKO OutputMode)

In SCLK input mode, when the CPU has read received data and the receive interrupt flag, INTES0<IRX0C>, has been cleared, activating the SCLK0 input causes next data to be shifted into receive buffer 1 . Once 8 -bit data has been received, the data is moved to receive buffer 2 (SCOBUF), causing INTESO<IRX0C> to be re-set to 1 and an INTRX0 interrupt to occur.


Figure 3.9 .23 Receiving Operation in HO interface Mode (SCLKO Input Mode)

Note:Toreceive data, in either SCLK input or output mode, ensure that SCOMODO <RXE> is set to 1 to enable reception.

c. Transmission/reception (full duplex)

To transmit and receive data in full duplex mode, set the receive interrupt level to 0 and the transmit interrupt level to any of 1 to 6.

Perform receive processing in the transmit interrupt handling routine, as shown below, before setting next data to be transmitted:

Example: Channel 0, SCLK output
Transmit and receive data at 9600 bps $\mathrm{fc}=19.6608 \mathrm{MHz}$

Main routine

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTES0 | X | 0 | 0 | 1 | X | 0 | 0 | 0 |

Set transmit interrupt level to 1 and set eceive interrupt level to 0 (disable).
PFCR - - - - 101 Set PFO, PF1 and PF2 to the TXDO, RXDO and
PFFC - - -1 SCLKOpins, respectively.
SCOMODO $0<0$
SCOMOD1 $1 \begin{array}{llllllll} & 1 & 0 & 0 & 0 & 0 & 0 & 0\end{array}$
Enable reception and set 110 interfacemode.
SCOCR 00000

Sclk out, transmit on falling edge and receive on rising edge. Select 9600 bps. SCOMODO 000 Enable reception. SC0BUF * * * * * * * *

Set transmit data and activate.
INTTX0 interrupt routine


SC0BUF
X = Don't care
$-1=$ No change



(2) Mode 1 (7-bit UART mode)

Setting SC0MOD0[SM1:0](SM1:0) to 01 in the serial channel mode register selects 7 -bit UART mode.

In this mode, a parity bit can be added and $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ in the serial channel control register enables or disables the addition of a parity bit. When $<\mathrm{PE}\rangle=1$ (enabled), either an even or odd parity can be selected using SC0CR<EVEN $>$.

Example: The table below shows control register settings for transmitting data in the following format:

$\longleftarrow$ Direction of transfer (transfer rate: 2400 bps when $f c=19.6608 \mathrm{MHz}$ )

$$
76543210
$$

$$
\text { PFCR } \leftarrow--\cdots----1
$$

$$
\text { PFFC } \leftarrow--\ldots----1
$$

$\}$ Set PF0 to functionas the TXDO pin.

$$
\text { SCOMOD0 } \leftarrow X 0-X 0101
$$

Select 7 -bit UART mode. $\rangle$

$$
\operatorname{SCOCR} \leftarrow \mathrm{x} 11 \times \times \times 0
$$

Select even parity mode.
BROCR $\leftarrow 00101000$
INTES0 $\leftarrow \mathrm{X} 100-\ldots-$
SC0BUF $\leftarrow$ * * * * * * * *
X = Don't care; "-" = No change
Figure 3.9.24 Transmit Data Example (mode 1)
(3) Mode 2 (8-bit UART mode)

Setting SC0MOD0 $\leq$ SM1. $0>$ to 10 selects 8 -bit UART mode.
In this mode, a parity bit can be added and $\mathrm{SC} 0 \mathrm{CR}<\mathrm{PE}>$ enables or disables the addition of a parity bit. When $\angle \mathrm{PE}>=1$ (enabled), either an even or odd parity can be selected using SCgCR<EVEN $>$.

Example: The table below shows control register settings for receiving data in the


Settings in main routine


Figure 3.9.25 Transmit Data Example (mode 2)
(4) Mode 3 (9-bit UART mode)

Setting SC0MOD0<SM1,SM0> to 11 sełects 9 -bit UART mode. This mode does not support a parity bit.

The most significant bit (bit 9) is written to $\mathrm{SCOMOD} 0<\mathrm{GB} 8>$ in the serial channel mode register for transmission or stored into $\mathrm{SC} 0 \mathrm{CR} \subset \mathrm{RB} 8>$ in the serial channel control register for reception. When data is written to or read from the buffer, the most significant bit must always be transferred first, followed by the bits in SCOBUF.

## Wakeup function

In 9-bit UART mode, setting SCOMOD $\subset W U>$ to 1 enables slave controller wakeup operation and an INTRX0 interrupt occurs only if $\langle R B 8\rangle=1$.


Note: The TXD pin on the slave controller must be set to open-drain.
Figure 3.9.26 Serial Link Using Wakeup Function
a. Set the master and slave controllers to 9-bit UART mode.
b. In each slave controller, set SC0MOD0<WU> to 1 to enable reception.
c. The master controller transmits a single frame including the slave controller selection code ( 8 bits ). The most significant bit (bit 8 ) of the frame, $\langle$ TB8>, must be set to 1 .


Figure 3.9.27 Frame (1)
d. Each slave controller receives the above frame. The slave controller whose code matches the received selection code clears the WU bit to 0 .
e. The master controller transmits data to the selected slaye controller (with SC0MOD0<WU> cleared to 0). The most significant bit (bit 8) of the data, <TB8>, must be set to 0 .

f. The other slave controllers, with <WU $>$ set to 1 , ignore the received data because the most significant bit (bit 8) of $<$ RB8> is 0 so that an INTRX0 interrupt does not occur. The slave controller with $<\mathrm{WU}>$ cleared to 0 can also transmit data to the master controller to notify that it has completed receiving the data.

Example: Serially linking with two slave controllers using internal clock $\phi 1$ as the transfer clock


Figure 3.9.29 Transfer Clock Example

- Settings in master controller


## Main routine




### 3.10 Serial Bus Interface (SBI)

The TMP92CD54I contains three serial bus interface (SBI) channels, SBI0, SBI1, and SBI2.
The serial bus interface supports the following two operating modes:

- $\mathrm{I}^{2} \mathrm{C}$ bus mode (multi-master)
- Clock synchronous 8-bit SIO mode

Table 3.10.1 Used Pins

|  | $I^{2}$ C bus |  | Clocked-synchronous 8-bit SIO |
| :--- | :--- | :--- | :--- |
| SBI0 | SCL0 (PN2), SDA0 (PN1) | PNODE<ODEN2, ODEN1> | SCKO (RNO), SO0 (PN1), SIO (PN2) |
| SBI1 | SCL1 (PN5), SDA1 (PN4) | PNODE<ODEN5, ODEN4> | SCK1 (PN3), SO1 (PN4), SI1 (PN5) |
| SBI2 | SCL2 (P72), SDA2 (PN6) | PNODE<ODE72, ODEN6> | SCK2 (PM4), SO2 (PN6), SI2 (P72) |

Each channel operates in the same way. This section describes only SBIO.
In $I^{2} \mathrm{C}$ bus mode, the TMP92CD54I is connected to an external device through PN1 (SDA0) and PN2 (SCL0). In clock synchronous 8-bit SIO mode, the TMP92CD541 is connected to an external device through PN0 (SCK0), PN1 (SO0), and PN2 (SI0).

The following table shows the pin settings for each mode:

Table 3.10.2 Pin Settings

|  | PNODE <ODEN2, ODEN1> | PNCR <PN2C, PN1C, PNOC> | PNFC <PN2F, PN1F, PNOF> |
| :--- | :---: | :---: | :---: |
| $1^{2}$ C Bus Mode | 11 | $11 X$ | 11 X |
| Clocked Synchronous <br> 8 -Bit SIO Mode | PX | 011 | 011 |

X: Don't care




### 3.10.1 Configuration



Figure 3.10.1 Serial Bus Interface 0 (SBIO)

### 3.10.2 Control

The following registers are used to control the serial bus interface and monitor its operating state:

- Serial bus interface 0 control register 1 (SBI0CR1)
- Serial bus interface 0 control register 2 (SBI0CR2)
- Serial bus interface 0 data buffer register (SBI0DBR)
- $\quad I^{2} \mathrm{C}$ bus 0 address register (I2C0AR)
- $\quad$ Serial bus interface 0 status register (SBIOSR)
- Serial bus interface 0 baud rate register 0 (SBIOBRO)
- Serial bus interface 0 baud rate register 1 (SBIOBR1)

The above registers have different functions depending on the mode in which they are used.
For details, see "3.10.4 Control Registers in $\mathrm{I}^{2} \mathrm{C}$ Bus Mode" and "3.10.7Control in Clock Synchronous 8-bit SIO Mode."

### 3.10.3 Data formats in $I^{2} \mathrm{C}$ bus mode

Figure 3.10 .2 shows the data formats used inn ${ }^{2} \mathrm{C}$ bus mode.
(a) Addressing format

(b) Addressing format (with restart)

(c) Free data format (Transferformat for transferking data from the master device to a slave device)


Figure 3.10.2 Data Format in the $I^{2} \mathrm{C}$ Bus Mode

### 3.10.4 Control Registers in $I^{2} C$ Bus Mode

The following registers are used to control the serial bus interface (SBI) and monitor its operating state in $\mathrm{I}^{2} \mathrm{C}$ bus mode:


Note 1: It is necessary to clear $\langle B C 2: 0\rangle$ to 000 before attempting to change the operating mode to clock synchronous 8-bit SIO mode.
Note 2: For details of the SCL line clock frequency, see "3.10.5 (3) Serial clock."
Note 3: The initial values of SCKQ and SWRMON are 0 and 1, respectively.

Figure 3.10.3 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface 0 Control Register 2


Note1: When read, this register functions as SBIOSR.
Note2: Ensure that the bus is free before attempting to select port mode.
Also ensure that the port state is High before attempting to change the mode from port mode to $1^{2} \subset$ bus or clock synchronous 8-bit SiO mode.

Figure 3.10.4 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface 0 Status Register
Note1. When written, this register functions as SBIOCR2.

| Slave address match detection monitor |
| :--- |
| 0 Undetected <br> 1 Slave address match or GENERAL <br> CALL detected  |

Read-
modifywrite not allowed


Note2: When the BB flag changes its state from 1 to 0 (falling edge), INTSBSO occurs.

Figure 3.10.5 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode


The addressing or free data format affects both the slave and master.
When using the addressing format (<ALS>=0), the TRX bit is updated with the direction bit, R/W (bit 8 of the first byte received after the start condition). In addition, in slave mode, the MCU finds the bus when it recognizes the address which follows the start condition.

When using the free data format (<ALS>=1), TRX remains unchanged because all words on the bus are not recognized as an address but as data words.

Figure 3.10.6 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode


Note 1: It is necessary to clear [BC2:0](BC2:0) to 000 before attempting to change the operating mode to clock synchronous 8-bit SIO mode.
Note 2: For details of the SCL line clock frequency, see "3.10.5 (3) Serial clock."
Note 3: The initial values of SCK1 and SWRMON are 0 and 1, respectively.


Figure 3.10.7 Registers for the $I^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface 1 Control Register 2


Note1: When read, this registerfunctions as SBIISR.
Note2: Ensure that the bus is free before attempting to select port mode.
Also ensure that the port)state is High before attempting to change the mode from port mode to $1^{2} \subset$ bus or clock synchronous 8 -bit $\$ 10$ mode.

## Figure 3.10.8 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface 1 Status Register
SBIISR
(017BH)

|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I1SR | Bit Symbol | MST | TRX | BB | PIN | AL | AAS | AD0 | LRB |
| 7BH) | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| ad- <br> dify- <br> not <br> wed | Function | Master/ Slave status monitor | Transmitter/ Receiver status monitor | $I^{2} \mathrm{C}$ bus status monitor | INTSBE1 interrupt request monitor | Arbitration lost detection monitor 0: - <br> 1: Detected | Slave address match detection monitor <br> 0: Undetected <br> 1: Detected | GENERAL CALL detection monitor Q: Undetected 1: Detected $\triangle$ | Last received bit monitor 0: "0" 1: "1" |
|  |  |  |  |  |  |  |  |  |  |

Read-modifywrite not allowed

Note1. When written, this register functions as SBI1CR2.
Last received bit monitor


GENERAL CALL detection monitor

| 0 | Undetected |
| :--- | :--- |
| 1 | GENERAL CALL detected |

Slave address match detection monitor

| 0 | Undetected |  |  |
| :--- | :--- | :---: | :---: |
|  |  |  | Slave address match or GENERAL |
|  | CALL |  |  |

Arbitration lost detection monitor


NTSBE1 interrupt request monitor

| 0 | Interrupt requested |
| :--- | :--- |
| 1 | Interrupt canceled |

$\mathbf{I}^{2} \mathrm{C}$ bus status monitor

| 0 | Free | (Note2) |
| :---: | :--- | ---: |
| 1 | Busy |  |

Transmitter / receiver status monitor

| 0 | Receiver |
| :---: | :--- |
| 1 | Transmitter |

Master / Slave status monitor

| 0 | Slave |
| :--- | :--- |
| 1 | Master |

Note2: When the $B B$ flag changes its state from 1 to 0 (falling edge), INTSBS1 occurs.

Figure 3.10.9 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode
Serial Bus Interface 1 Baud Rate Register 0

Serial Bus Interface 1 Baud Rate Register 1


| $\begin{aligned} & \text { SBI1DBR } \\ & (0179 H) \end{aligned}$ | - | 7 | 6 | 5 ) | 4 | 3 | 12 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 |
|  | Read/Write | $\sim$ (received) N ( transfer) |  |  |  |  |  |  |  |
| Read-modify- | After Reset | Undefined |  |  |  |  |  |  |  |
| write not allowed | Note: When writing transmit data, Justify the data toward the MSB (bit 7) side. |  |  |  |  |  |  |  |  |

$1^{2} \mathrm{C}$ Bus 1 Address Register


The addressing or free data format affects both the slave and master.
When using the addressing format (<ALS $>=0$ ), the TRX bit is updated with the direction bit, R/W (bit 8 of the first byte received after the start condition). In addition, in slave mode, the MCU finds the bus after the start condition with which it recognizes the address.

When using the free data format (<ALS>=1), TRX remains unchanged because all words on the bus are not recognized as an address but as data words.

Figure 3.10.10 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode


Note 1: It is necessary to clear $\langle\mathrm{BC} 2: 0>$ to 000 before attempting to change the operating mode to clock synchronous 8-bit SIO mode.
Note 2: For details of the SCL line clock frequency, see "3.10.5 (3) Serial clock."
Note 3: The initial values of SCK2 and SWRMON are 0 and 1, respectively.


Figure 3.10. 11 Registers for the $I^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface 2 Control Register 2


Note1: When read, this register functions as SBI2SR.
Note2: Ensure that the bus is free before attempting to select port mode.
Also ensure that the port)state is High before attempting to change the mode from port mode to $l^{2} \subset$ bus or clock synchronous 8-bit SIO mode.

Figure 3.10.12 Registers for the $I^{2} \mathrm{C}$ Bus Mode

Serial Bus Interface 2 Status Register


Note2: When the BB flag changes its state from 1 to 0 (falling edge), INTSBS2 occurs.


Figure 3.10.13 Registers for the $I^{2} \mathrm{C}$ Bus Mode


The addressing or free data format affects both the slave and master.
When using the addressing format (<ALS>=0), the TRX bit is updated with the direction bit, R/W (bit 8 of the first byte received after the start condition). In addition, in slave mode, the MCU finds the bus after the start condition with which it recognizes the address.

When using the free data format (<ALS>=1), TRX remains unchanged because all words on the bus are not recognized as an address but as data words.

Figure 3.10.14 Registers for the $\mathrm{I}^{2} \mathrm{C}$ Bus Mode

### 3.10.5 Control in $I^{2} \mathrm{C}$ Bus Mode

(1) Specifying acknowledgment mode

When SBIOCR1 <ACK> is set to 1 , the serial bus interface operates in acknowledgment mode. When operating as the master, it adds a single clock cycle for an acknowledge signal. When operating as a slave, it counts a clock cycle for an acknowledge signal. In transmitter mode, the serial bus interface relinquishes the SDA0 pin during that clock cycle so that it can receive an acknowledge signal from the receiver. In receive mode, it pulls the SDA0 pin Low during that clock cycle to generate an acknowledge signal.
When SBIOCR1<ACK> is set to 0 , the serial bus interface operates in non-acknowledgment mode: When operating as the master, it does not add a clock cycle for an acknowledge signal. When operating as a slave, it does not count a clock cyce for an acknowledge signal.
(2) Selecting the number of bits to be transferred

The number of bits to be transmitted or received is seleeted using SBIOCRI $<\mathrm{BC} 2: 0>$.
The slave address and the direction bit are always transferred in eight bits because the start condition clears SBI0CR1 [BC2:0](BC2:0) to 0000. In other cases, SBIOCR1 [BC2:0](BC2:0) maintains the value once it has been set.
(3) Serial clock
a. Clock source

The SBI0CR1 [SCK3:0](SCK3:0) bits select the maximum transfer frequency for the serial clock that is output through the SCEO pin in master mode.

b. Clock synchronization

The $I^{2} \mathrm{C}$ bus is driven in a wired-AND manner due to the pin structure. Therefore, the first master that has pulled the clock line Low disables the clock for any other master outputting a High level. The master outputting a High level should detect that condition and take appropriate action.

The TMP92CD54I supports clock synchronization to ensure normal transfer even if multiple masters with different transfer rates exist on the bus.

The following describes an example clock synchronization procedure when two masters are simultaneously operating on the bus:


At point "a", master A pulls its internal SCL0 output Low, causing the SCL0 line on the bus to be driven Low. Detecting that transition, master B resets the High period count and pulls its internal SCLO output Low.
At point " b ", master A completes counting the Low period and drives its internal SCL0 output High. However, since master B is maintaining the SCL0 bus line Low, master A stops counting the High period. At point "c', master B drives its internal SCL0 output High, causing the SCLO bus line to be driven High. Upon detecting that transition, master A starts counting the High period.
As shown above, when more than one master is connected on the bus, the clock on the bus is determined by the master with the shortest High period and that with the longest Low period.
c. Effects of the SCL rise time on the transfer rate

Clock synchronization inserts a wait time for the rise time on the SCL line. In that case, the actual transfer rate is slower than the value described in the data sheet.
The following shows details and examples:

SCL-period (T-period) $=$ T-LOW + T-HIGH
T-HIGH $=\mathrm{T}-\mathrm{R}+\mathrm{tHIGH}, \mathrm{T}-\mathrm{R}=\mathrm{tr}+[$ Wait time for counting at high level]

SCLO line

SCK3:0 (0001 ~ 0110)
SCK3:0 (1111) : 100KHz at $\mathrm{fc}=20 \mathrm{MHz}$ SCK3:0 (1000) : 400KHz at fc $=20 \mathrm{MHz}$


|  |  | $\mathrm{t}_{\mathrm{r}}$ | 0~2/fc | 2/fc $\sim 4 / \mathrm{fc}$ | 4/fc -6/fc | 6/fc $-8 / f \mathrm{c}$ | 8/fc $\sim 10 / \mathrm{fc}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCK3:0 (0001 ~ 0110) |  | T-R | 0 | 4/fc |  | 8/fc |  |
| SCK3:0 (1111) | : 100KHz | T-R | 0 | 4/fc |  | 8/fc |  |
| SCK3:0 (1000) | : 400KHz | T-R | 0 | 2/fc | 4/fc | 6/fc | 8/fc |

Figure 3.10.17 Insert Wait Time (T-R) by Rising Time of SCLO Line ( $t_{r}$ )
If the SCL0 rise time, tr, is less than 2/fe, a synchronization wait time is not inserted.

If it is $2 / \mathrm{fc}$ or greater, $\mathrm{T}-\mathrm{HIGH}$ is extended by the period of T-R, resulting in a slower transfer rate.

Example1: (1) In the case, $\mathrm{fc}=20 \mathrm{MHZ},<\leq \subset K 3.0\rangle=0011$ and $\mathrm{tr}=50 \mathrm{~ns}:$ $T-R=0 n s$. since $t_{r}=50 \mathrm{~ns}$.
T-Period $=2^{\mathrm{n}-1} / \mathrm{fc}+0+\left(2^{\mathrm{n}-1}+8\right) / \mathrm{fc}=266 / \mathrm{fc}=13.2 \mu \mathrm{~s}(75.8 \mathrm{KHz})$
(2) In the case, $\mathrm{fc}=20 \mathrm{MHz},<$ SCK3:0 $>=0011$ and $\mathrm{t}_{\mathrm{r}}=250 \mathrm{~ns}$ : $T-R=4 / f \mathrm{f}$, since $\mathrm{t}_{\mathrm{r}}=250 \mathrm{~ns}$. T-Period $=2^{n-1} / \mathrm{fc}+4 / \mathrm{fc}+\left(2^{\mathrm{n}-1}+8\right) / \mathrm{fc}=268 / \mathrm{fc}=13.4 \mu \mathrm{~S}(74.6 \mathrm{KHz})$

Example2: (1) In the case, $\mathrm{fc}=20 \mathrm{MHz},\left\langle\right.$ SCK3:0 $0=1111$ and $\mathrm{t}_{\mathrm{r}}=50 \mathrm{~ns}:$ $T-R=$ ons, since $t_{r}=50 \mathrm{~ns}$. T-Period $=100 / \mathrm{fc}+0+100 / \mathrm{fc}=10 \mathrm{~ms}(100 \mathrm{KHz})$
(2) In the case, $\mathrm{fc}=20 \mathrm{MHz},<$ SCK $3: 0>=1111$ and $\mathrm{t}_{\mathrm{r}}=150 \mathrm{~ns}$ : $T-R=4 / f \mathrm{fc}$, since $t_{r}=150 \mathrm{~ns}$. $T-$ Period $=100 / \mathrm{fc}+4 / \mathrm{fc}+100 / \mathrm{fc}=10.2 \mu \mathrm{~s}(98.0 \mathrm{KHz})$
Example3:
(1) In the case, $\mathrm{fc}=20 \mathrm{MHz},<$ SCK $3: 0\rangle=1000$ and $t_{r}=50 \mathrm{~ns}$ : $T-R=0 n s$, since $t_{r}=50 \mathrm{~ns}$. T-Period $=32 / \mathrm{fc}+0+18 / \mathrm{fc}=2.5 \mu \mathrm{~S}(400 \mathrm{KHz})$
(2) In the case, $\mathrm{fc}=20 \mathrm{MHz},<$ SCK3:0> $=1000$ and $\mathrm{t}_{\mathrm{r}}=150 \mathrm{~ns}$ : $T-R=2 / f \mathrm{c}$, since $\mathrm{t}_{\mathrm{r}}=150 \mathrm{~ns}$. T-Period $\xlongequal{=} 32 / \mathrm{fc}+2 / \mathrm{fc}+18 / \mathrm{fc}=\underline{2.6 \mu \mathrm{~s}(384.6 \mathrm{KHz})}$
(4) Setting the slave address and address recognition mode

To operate the TMP92CD54I as a slave device, set the slave address [SA6:0](SA6:0) and <ALS> in I2C0AR.

Clearing I2C0AR <ALS> to 0 selects address recognition mode (addressing format).
(5) Selecting the master or slave

Setting SBI0CR2 <MST> to 1 causes the TMP92CD54I to operate as a master device.
Clearing SBI0CR2 $<$ MST $>$ to 0 causes the TMP92CD54I to operate as a slave device. SBI0CR2<MST> is cleared by hardware upon the detection of a stop condition or arbitration lost on the bus.
(6) Selecting the transmitter or receiver

SBI0CR2 <TRX> selects either transmitter or receiver operation. Setting <TRX> to 1 causes the TMP92CD54I to operate as a transmitter. Setting <TRX> to 0 causes the TMP92CD54I to operate as a receiver.

When transferring data using the addressing format in slave mode, the device receives the slave address and direction bit in the first byte. If the received slave address matches the value of I2C0AR (the device's slave address), the value of $<$ TRX $>$ varies according to the direction bit. If $\mathrm{R} / \overline{\mathrm{W}}=0$ (slave reception), $<\mathrm{TRX}>$ is cleared to 0 and an acknowledge signal is returned to receive subsequent data. If R/W $=1$ (slaye tryansmission), $<T R X>$ is set to 1 and an acknowledge signal is returned to transmitsubsequent data. For a general call, where all bits of the first byte are $0, R / W=0$ so that $<T R X>$ is cleared to 0 and an acknowledge signal is returned to receive subsequent data.
In master mode, when an acknowledge signal is retwrned from the slave device, the value of $<T R X>$ varies depending on the value of $R / W$ that has $>$ been sent. If $R / W=0$ (master transmission), $<T R X>$ is set to 1 . If R/W = 1 (master reception), $<T R X>$ iscleared to 0 . If no acknowledge signal is returned, $\langle T R X>$ maintains the previous value.
<TRX> is cleared by hardware upon the detection of a stop condition or arbitration lost on the $\mathrm{I}^{2} \mathrm{C}$ bus.
(7) Generating start and stop conditions

When SBI0SR $<\mathrm{BB}>$ is 0, writing 1111 to SBI0CR2 $<\mathrm{MST}$ TRX, BB, PIN $>$ causes a start condition and the 8-bit data in SBIODBR to be output on the bus. SBIOCR1<ACK> must be set to 1 before the start condition.


Figure 3.10.18 Start Condition Generation and Slave Address Generation


When SBIOSR $<\mathrm{BB}>$ is 1 , writing 111 to SBI0CR2 <MST, TRX, PIN> and 0 to SBI0CR2<BB>causes a stop condition output sequence to start on the bus. Do not rewrite the contents of SBI0CR2 <MST, TRX, BB, PIN> until a stop condition occurs on the bus.


Figure 3.10.19 Stop Condition Generation

The bus status can be determined by reading $\mathrm{SBI} 0 \mathrm{SR}<\mathrm{BB}>$. $\mathrm{SBI} 0 \mathrm{SR}<\mathrm{BB}>$ is set to 1 if a start condition is detected on the bus (bus busy state) and cleared to 0 if a stop condition is detected on the bus (bus free state). When the $\mathrm{SBI} 0 \mathrm{SR}<\mathrm{BB}>$ flag changes its state from 1 to 0 (falling edge), INTSBS0 occurs.
(8) Issuing and releasing an interrupt service request

When serial bus interface interrupt request 0 (INTSBE0) is issued due to a slave address or data transfer, SBIOSR <PIN> is cleared to 0 . The SCL0 line is pulled Low while SBIOSR $<\mathrm{PIN}>$ is 0 .
$\mathrm{SBI} 0 \mathrm{SR}<\mathrm{PIN}>$ is cleared to 0 once a single word has been transmitted or received. It is set to 1 once data has been written to SBIODBR or read from SBIODBR.
It requires a time of tLOW between SBIOSR <PIN> being set to 1 and the SCL0 line being relinquished.
In address recognition mode (I2C0AR $<\mathrm{ALS}>=0$ ), SBI0CR2<PIN $>$ is cleared to 0 if the received slave address matches the value set in I2COAR or when a general call (where all bits of the 8 -bit data after the start condition are 0 ) is received. A program can write a 1 to SBIOCR2 $<$ PIN $>$ to set it to 1 . When it writes a 0 , however, the bit is not cleared to 0 .
(9) Operating mode of the serial bus interface

The SBI0CR2 [SBIM1:0](SBIM1:0) bits specify the operating mode of the serial bus interface.
To use it in $\mathrm{I}^{2} \mathrm{C}$ bus mode, set $\mathrm{SBIOCR} 2<\mathrm{SBIM} 1: 0>$ tio 10.
Ensure that the bus is free before attempting to change the operating modeto port mode.
(10) Arbitration lost detection monitor

The $I^{2} \mathrm{C}$ bus allows multi-master operation (two or more masters can simultaneously exist on a single bus), thus requiring a bus arbitration procedure to guarantee the contents of transferred data.
The $I^{2} \mathrm{C}$ bus uses data on the SDA0 line for bus arbitration.
The following describes an example arbitration procedure when two masters are simultaneously operating on the bus: Both masters A and $B$ output the same data up until the bit at point "a". At point "a", master A outputs a Low level while master B outputs a High level. Since the SDA0 line on the bus is driven in a wired-AND manner, it is pulled Low by master A. When the SCL0 bus line xises at point " b ", the slave device fetches data on the SDA0 line, that is, data from master A. At this time, data output from master B is invalid. That state of master B is called "arbitration lost." Master B relinquishes the SDA pin to prevent it from affecting data output from other masters. If more than one master transmits exactly the same data in the first word, the arbitration procedure continues for the second and subsequent words.


Figure 3.10.20 Arbitration Lost

The level of the SDA0 bus line is compared with the internal SDA0 output level on the rising edge of the SCL0 line. If they do not match, SBI 0 SR <AL> is set to 1 to indicate the arbitration lost state.
When SBI0SR <AL> is set to 1 , the SBIOSR $<$ MST, TRX> bits are reset to 00 , causing a transition to slave receive mode. The serial clock is, however, output until the end of data transfer that was being transmitted when SBIOSR <AL> changed to 1.
SBIOSR <AL> is reset to 0 by writing data to SBIODBR, reading data from SBIODBR, or writing data to SBI0CR2.


Figure 3.10.21 Example of a Master Device B

$$
(D 7 A=D 7 B, D 6 A=D 6 B)
$$

(11) Slave address match/detection monitor

In slave mode, SBIOSR $<A A S>$ is set to 1 if the device receives a general call or the same slave address as that set in I2COAR in address recognition mode (I2C0AR <ALS> $=0$ ). If I2C0AR $<\mathrm{ALS}>=1, \mathrm{SBIOSR}<\mathrm{AAS}>$ is set to 1 when the first word is received. SBIOSR $<A A S>$ is cleared to 0 by writing data to SBIODBR or reading data from SBI0DBR.
(12) General call detection monitor

In slave mode, SBIOSR $\leqslant A D 0>$ is set to 1 when a general call (where all bits of the 8 -bit data after the start condition are 0 ) is received, and cleared to 0 when a start or stop condition is detected on the bus.

## (13) Last received bit/monitor

The value on the SDA0 line is captured on the rising edge of the SCL0 line and set in SBIOSR <LR>.

In acknowledgment mode, reading SBIOSR <LRB> immediately after an INTSBE0 interrupt request is issued results in the ACK signal being read.
(14) Software reset

If the serial bus interface circuit is locked due to external noise, the software reset function can be used to initialize the serial bus interface circuit.

To initialize the serial bus interface circuit, first write 10 and then 01 to SBI0CR2 [SWRST1:0](SWRST1:0), causing a reset signal to be applied to the circuit. This initializes the values in all control and status registers.
Initializing the serial bus interface causes $<$ SWRST1:0> to be a tomatically cleared to 00 .
Note: Initialization requires approximately $1.4 \mu \mathrm{~s}$ (when tc $=20 \mathrm{MHz}$ ). SBIOCR1 <SWRMON> can be monitored to determine whether initialization has been completed.
(15) Serial bus interface data buffer register (SBI0DBR)

SBIODBR is read or written to read received data or write transmit data.
In master mode, the device generates a start condition after the slave address and direction bit are sets in this register.
(16) $\mathrm{I}^{2} \mathrm{C}$ bus address register (I2C0AR)


The I2C0AR [SA6:0](SA6:0) bits set a slave address when the TMP92CD54ILperates as a slave device.

If I2C0AR <ALS> is set to 0, the TMP92CD54I recognizes the slave address output from the master device and uses the addressing data format.
If I2C0AR <ALS> is set to 1, the TMP92CD54I does not recognizes the slave address and uses the free data format.
(17) Baud rate register (SBI0BR1)

It is necessary to write a 1 to $\mathrm{SBIOBR} 1<\mathrm{P} 4 \mathrm{EN}>$ before attempting to use the $\mathrm{I}^{2} \mathrm{C}$ bus.
(18) IDLE2 setup register (SBIOBRO)

The SBI0BR0 <I2SBI0> bit enables or disable the operation when the TMP92CD54I enters IDLE 2 mode.

It is necessary to set this bit before attempting to execute the HALT instruction.




### 3.10.6 Data Transfer Procedure in $I^{2} \mathrm{C}$ Bus Mode

(1) Initializing the device

First, it is necessary to set SBI0BR1 <P4EN $>$ and SBI0CR1 <ACK, SCK2:0>. Write a 1 to SBI0BR1 $<\mathrm{P} 4 \mathrm{EN}>$ and 0 s to SBI0CR1 bits 7, 6, 5 and 3.
Next, set [SA6:0](SA6:0) (slave address) and <ALS> ( 0 for the addressing format) in I2C0AR.
Then, write 000 to SBI0CR2 <MST, TRX, BB>, 1 to <PIN>, 10 to [SBIM1:0](SBIM1:0), 00 to $<$ SWRST1:0>, and set the initial state to slave receiver mode.
(2) Generating a start condition and slave address
a. In master mode

In master mode, a start condition and slave address are generated using the following procedure:
First, ensure that the bus is free (SBI0CR2 $<\mathrm{BB}>=0$ ).
Next, write a 1 to SBI0CR1 <ACK> to select acknowledgment mode. In $/$ SBI0DBR, write the slave address and the direction bit to which data will be transmitted.
When SBI0CR2<BB> is 0 , writing 1111 to SBIOCR2 <MST, TRX, BB, PIN> causes a start condition to be generated on the bus. Following the start condition, output nine clock cycles on the SCL0 pin. In the first eight clock cycles, output the slave address and direction bit stored in SBIODBR. In the ninth clock cycle, relinquish the SDA0 line and receive an acknowledge signal from the slave deyice.
On the falling edge of the ninth clock cycle, an INTSBE0 interrupt request occurs and SBI0CR2<PIN> is cleared to $Q$. In master mode, pull the SCL0 line Low while $\mathrm{SBI} 0 \mathrm{CR} 2<\mathrm{PIN}>$ is 0 . Only when an acknowledge signal is returned from the slave device, an INTSBE0 interrupt request occurs and the value of SBI0CR2<TRX> changes depending on the direction bit transmitted.
b. In slave mode

In slave mode, a start condition and slave address are received.
After receiving astart condition from the master device, receive the slave address and direction bit from the master device in the first eight clock cycles on the SCL0 line. If the received address indicates a general call or matches the slave address set in I2COAR, pull the SDA0 line Low in the ninth clock cycle to output an acknowledge signal.
On the falling edge of the ninth clock cycle, an INTSBE0 interrupt request occurs and SBHOCR2<PIN> is cleared to 0 . In slave mode, pull the SCL0 line Low while SBIOCR2<PIN $>$ is - a. Only when an acknowledge signal is returned from the slave device, an INTSBE0 interrupt request occurs and the value of SBI0CR2<TRX> changes depending on the direction bit received.


Figure 3.10.22 Start Condition Generation and Slave Address Transfer
(3) Transferring a single word of data

When handling an INTSBE0 interrupt upon the end of transferring a single word, test SBI0CR2<MST> to determine whether the mode is master or slave mode.
a. In master mode (SBI0CR2<MST> = 1)

Test SBI0CR2<TRX> to determine whether the TMP92CD54I is the transmitter or receiver.

In transmitter mode (SBI0CR2<TRX>=1)
Test SBIOSR<LRB>. If SBIOSR $<L R B>=1$, the receiver is not requesting data. In that case, generate a stop condition (see 3.10 .6 (4)) and complete data transfer.
If SBIOSR $<\mathrm{LRB}>$ is 0 , the receiver is requesting next data. If the data to be transferred next consists of eight bits, write the transfer data to SBIODBR. It the data consists of other than eight bits, set SBI0CR1[BC2:0](BC2:0) and $<\mathrm{ACK}>$ before writing the transfer data to SBIODBR.
Once the data has been written, SBI0SR $<\mathrm{PIN}>$ is set to 1 , after $>$ which the SCL0 pin generates a serial clock for transferring the next word of data and the SDA0 pin transfers the word. Upon the completion of transfer, anNNTSBEO interrupt request occurs, SBIOSR $<$ PIN $>$ is set to 0 , andthe SCL0 line is pulled Low. To transfer multiple words, repeat the above SBI0SR $<L R B>$ test and subsequent steps.


Figure 3.10.23 Example in which $\langle\mathrm{BC} 2$ to $0>=" 000$ " and $<\mathrm{ACK}\rangle=$ " 1 " in Transmitter Mode

In receiver mode ( $\mathrm{SBI} 0 \mathrm{SR}<\mathrm{TRX}>=0$ )
If the data to be transferred consists of other than eight bits, set SBI0CR1 [BC2:0](BC2:0) and <ACK> and read the received data from SBIODBR to relinquish the SCL0 line (the data is undefined if it is read immediately after the slave address is transmitted). Reading data causes SBI0CR2<PIN> to be set to 1 and a serial clock for transferring the next data word to be output on the SCL0 pin. For the last bit, a 0 is output on the SDA0 pin when the acknowledge signal goes Low.
Then, an INTSBE0 interrupt request occurs, SBI0CR2<PIN> is set to 0 , and the SCL0 line is pulled Low. A transfer clock for a single word and an acknowledge signal are output every time the received data is read fromSBIODBR.


Figure 3.10.24 Example of when $\angle B C 2$ to $Q>=" 000 " \angle A C K>=" 1$ " in Receiver Mode

To request the transmitter to terminate data transmission, clear SBI0CR1 <ACK> to 0 before reading the word of data preceding the word to be received last. This prevents a clock for acknowledging the last data from being generated. During processing after the transfer end interrupt request is issued, set SBI0CR1[BC2:0](BC2:0) to 001 and read data, which causes a clock for single-bit transfer to be generated. At this time, the master is the receiver so that the SDA 0 line on the bus remains High level. The transmitter receives this_High level as an ACK signal, with which the receiver can notify the transmitter of the completion of transfer.

During processing after the reception end interrupt request for that single-bit transfer, generate a stop condition to complete data transfer. The generation of the stop


Figure 3.10.25 Termination of Data Transfer in Master Receiver Mode
b. In slave mode $(\mathrm{SBI} 0 \mathrm{CR} 2<\mathrm{MST}>=0)$

Processing in slave mode is classified into processing normally performed in slave mode and processing performed when the device detects arbitration lost and enters slave mode.

The following describes when an INTSBE0 interrupt request is issued in each case:

- In normal slave mode:
(1) When the addressing format is used and the received slave address matches the address set in I2CAR. Alternatively, when a general call is received.
(2) When data transfer has been completed
- If the device changes from master mode to slavemode due to arbitration lost:
(1) When the transfer of the word with which arbitration lost was detected is completed
When an INTSBE0 interrupt request occurs, SBI0CR2<PIN $>$ is cleared to 0 , and the SCL0 line is pulled Low. Once data is written to or read from SBI0DBR or $\mathrm{SBI} 0 \mathrm{CR} 2<\mathrm{PIN}>$ is set to 1 , the SCE0 pin is relinquished in a period of tLOW.

Note: SBIOCR2<PIN> is set to 0 and the SCLO pin is pulled Low only if the TMP92CD54I detects arbitration lost while transmitting a slave address as a master and the TMP92CD54l itself is called as a slave device (slave address match).
If it detects arbitration lost while transmitting a slave address as a master but the slave address does not match, or if it detects arbitration/ost while transmitting data as a master, an INTSBE0 interrupt request occurs upon the completion of transferring the word with which arbitration lost was detected, but SBIOCR2<PIN> is not cleared to 0 .

When the SBI0SR $<\mathrm{BB}>$ flag changes its state from 1 to 0 (falling edge), INTSBS0 occurs.

In slave mode, test the SBI0SR <AL>, $<T R X>,<\mathrm{AAS}>$, and $<\mathrm{AD} 0>$ bits and then determine the-status from the combination of those values to take appropriate action.
Table 3.10.3 shows the states in slave mode and required operations.


Table 3.10.3 Operation in the Slave Mode

| <TRX> | <AL> | <AAS> | <ADO> | Conditions | Process |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | 0 | In the master transmitter mode, this device detects the arbitration lost during transferring the slave address. It turns into the slave receiver mode. After that this device finishes receiving from other masters the slave address which is the same as that of this device and the direction bit " 1 ". | This device operates in the slave transmitter mode. <br> Set the number of bits in 1-word to the $<B C 2$ to $0>$ and write the transmitted data to the SBIODBR. ( $\angle P / A>$ is set to " 1 " and SCLO is released.) |
|  | 0 | 1 | 0 | In the slave receiver mode, this device finishes receiving from master the slave address which is the same as that of this device and the direction bit "1". |  |
|  |  | 0 | 0 | In the slave transmitter mode, this device finishes transmitting 1 -word data. | This device operates in the slave transmitter mode. <br> Check the <LRB>. If the $<L R B>$ is set to " 1 ", set the $<$ PIN $>$ to "1" since the receiver does not request the next data. Then, clear the $<T R X>$ to "0" to release the bus. If the <LRB> is cleared to " 0 ", set the number of bits in 1-word to the $<\mathrm{BC} 2$ to $0>$ and write transmitted data to the SBIODBR since the receiver requests next data. |
| 0 | 1 | 1 | 1/0 | In the master transmitter mode, this device detects the arbitration lost during transferring the slave address. It turns into the slave receiver mode. After that this device finishes receiving from other masters the slave address which is the same as that of this device and the direction bit " 0 " or receiving the GENERAL CALL. | This device operates in the slave receiver mode. <br> Read the SBIODBR to set the <PIN> to "1" (reading dummy data) or set the <PIN> to " 1 ". |
|  |  |  |  | In the master transmitter mode, this device detects the arbitration lost during transferring the slave address. It turns into the slave receiver mode. After that this device finishes receiving from other masters the slave address which is not the same as that of this device and the direction bit. <br> (The <PUN> is not cleared to " 0 ".) | This device operates in the slave receiver mode. <br> The <PIN> is not cleared to " 0 ". <br> In case that this device transmits again as a master, set up with software. |
|  | 0 | 1 | $1 / 0$ | In the slave receiver mode, this device finishes receiving from master the slave address which is the same as that of this device and the direction bit " 0 " or receiving the GENERAL CALL. | This device operates in the slave receiver mode. <br> Read the SBIODBR to set the <PIN> to "1" (reading dummy data) or set the $<\mathrm{PIN}>$ to " 1 ". |
|  |  | 0 | 1/0 | In the slave receiver mode, this device finishes receiving 1-word data. | This device operates in the slave receiver mode. <br> Set the number of bits in 1-word to the $<\mathrm{BC} 2$ to $0>$ and read the received data in the SBIODBR. (<PIN> is set to " 1 " and SCLO is released.) |

(4) Generating a stop condition

When SBIOSR $<\mathrm{BB}>$ is 1 , writing 111 to SBI0CR2 $<$ MST, TRX, PIN $>$ and 0 to $<\mathrm{BB}>$ causes a stop condition output sequence to start on the bus. Do not rewrite the contents of SBIOCR2 <MST, TRX, BB, PIN> until a stop condition occurs on the bus.

If the SCL0 line on the bus has already been pulled by another device, the SDA0 line rises after the SCL0 line is relinquished, thus generating a stop condition. When SBI0SR $<$ BB $>$ is cleared to 0 , an INTSBS0 interrupt request is issued as a result of a stop condition.


Figure 3.10.26 Stop Condition Generation
(5) Restart procedure

The restart procedure is used when the master device changes the direction of transfer for the slave device without terminating data transfer. The following describes the procedure for performing a restart in master mode.

First, write 000 to SBI0CR2 <MST, TRX, BB> and 1 to $<$ PIN $>$ to relinquish the bus. At this time, the SDA0 pin maintains a High level and the SCL0 pin is relinquished so that the bus is still busy as viewed from other devices because no stop condition occurs. Then, test SBIOSR $<\mathrm{BB}>$ and wait until it becomes 0 to determine that the SCL0 pin has been relinquished. Next, test $\mathrm{SBI} 0 \mathrm{SR}<\mathrm{LRB}>$ and wait until it becomes 1 to determine that no other device is pulling the SCL0 bus line Low. After determining that the bus is free using the above steps, generate a start condition as described in 3.10.6 (2).
To satisfy the setup time condition for a restart, a software wait time is required between the bus free state being determined and a start condition being generated. The time is at


### 3.10.7 Control in clock synchronous 8 -bit SIO mode

The following registers are used to control the serial bus interface and monitor its operating state in clock synchronous 8 -bit SIO mode:


Note1: When using SIO mode, write a 0 to this bit.
Note2: After setting the transfer/mode and serial clock, write-a 1 to <SIOS> to start transfer. To set the transfer mode and seria/clock, first set <SIOS> to 0 and <SIOTNH> to 1 .

| SBIODBR |  | 7 | 6 N | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0171H) | Bit symbol | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 |
| Read-modify- | Read/Write | ( |  |  |  |  |  |  |  |
| write not | After Reset | Undefined |  |  |  |  |  |  |  |

Figure 3.10.28 Register for the SIO Mode

Serial Bus Interface 0 Control Register 2

| $\begin{gathered} \text { SBIOCR2 } \\ (0173 H) \end{gathered}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | - | - | - | - | SBIM1 | SBIMO | - | - |
|  | Read/Write |  |  |  |  | W |  | W | W |
|  | After Reset | - | - | - | - | 0 | 0 | 0 | 0 |
| Read-modifywrite not allowed | Function |  |  |  |  | Serial bus inte mode selection 00: Port mode 01: SIO mode 10: $I^{2} \mathrm{C}$ bus mo <br> 11: (reserved) | operation | (Note2) | (Note2) |

Serial bus interface operation mode selection

| 00 | Port mode (serial bus interface output disabled) |
| :--- | :--- |
| 01 | Clocked-Synchronous 8-bit SIO mode |
| 10 | $I^{2}$ C bus mode |
| 11 | (reserved) |

Note1: SBIOCR2<1:0> must always be set to 00.
Note2: It is necessary to clear SBIOCR1 [BC2:0](BC2:0) to 000 before attempting to change the operating mode to clock synchronous 8-bit S1O mode.

Serial Bus Interface O Status Register


Figure 3.10.29 Registers for the SIO Mode

Serial Bus Interface 0 Baud Rate Register 0

| $\begin{aligned} & \text { SBIOBRO } \\ & (0174 \mathrm{H}) \end{aligned}$ | Serial Bus Interface 0 Baud Rate Register 0 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | - | I2SBIO | - | - | - | - | - | - |
|  | Read/Write | W | R/W |  |  |  |  |  |  |
|  | After Reset | 0 | 0 | - | - | - | - | - | - |
|  | Function | (Note) <br> Fixed to "0" | IDLE2 <br> 0: STOP <br> 1: RUN |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  | top |  |  |



Figure 3,10.30 Registers for the SIO Mode


Note1: When using SIO mode, writea0 to this bit.
Note2: After setting the transfer mode and serial clock, write a 1 t tø <SIOS> to start transfer. To set the transfer mode and serial clock, first set <SIOS $>$ to 0 and $<$ SIOINH $>$ to 1 .


Figure 3.10.31 Register for the SIO Mode

Serial Bus Interface 1 Control Register 2


Note1: SBI1CR2<1:0> must always be set to 00.
Note2: It is necessary to clear SBI1CR1 [BC2:0](BC2:0) to 000 before attempting to change the operating mode to clock synchronous 8-bit SlO mode.

Serial Bus Interface 1 Status Register


Figure 3.10.32 Registers for the SIO Mode

Serial Bus Interface 1 Baud Rate Register 0


Serial Bus Interface 1 Baud Rate Register 1


Figure 3,10.33 Registers for the SIO Mode


Note1: When using SIO mode, writea0 to this bit.
Note2: After setting the transfer mode and serial clock, write a 1 to $<$ SIOS $>$ to start transfer. To set the transfer mode and serial clock, first set $<$ SIOS $>$ to 0 and $<$ SIOINH $>$ to 1 .

Serial Bus interface 2 Data Buffer Register

| $\begin{aligned} & \text { SBI2DBR } \\ & (0181 \mathrm{H}) \end{aligned}$ |  | 7 | > 6 | 5 | - 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 |
| Read-modifywrite not allowed | Read/Write | R (receiver) / W (transfer) |  |  |  |  |  |  |  |
|  | After Reset |  |  | Undefined |  |  |  |  |  |

Figure 3.10.34 Register for the SIO Mode

Serial Bus Interface 2 Control Register 2


Note1: SBI2CR2<1:0> must always be set to 00 .
Note2: It is necessary to clear SBI2CR1 [BC2:0](BC2:0) 000 before attempting to change the operating mode to clock synchronous 8-bit SIO mode.

Serial Bus Interface 2 Status Register


Figure 3.10.35 Registers for the SIO Mode

Serial Bus Interface 2 Baud Rate Register 0



Figure 3,10.36 Registers for the SIO Mode
(1) Serial clock
a. Clock source

The following clock sources can be selected using SBI0CR1 < SCK2:0>.

## Internal clock

In internal clock mode, one of seven frequencies can be selected. The serial clock is supplied to an external device through the SCK0 pin. At the start of transfer, the SCK0 pin output is High.
If a data write (for transmission) or a data read (for reception) in the program cannot keep up with the serial clock rate, the automatic wait function stops the serial clock automatically and delays the next shift operation until the processing is completed.


Figure 3.10.37 Automatic-wait Function

## External clock (SBI0CR1 $<$ SCK2;0> $=111$ )

In this mode, an external clock supplied through the SCKO pin is used as the serial clock. To ensure that shift operation is performed normally, the High and Low widths of the serial clock must satisfy the following condition. The maximum transfer frequency is, therefore, 1.25 MHz (when fc $=20 \mathrm{MHz}$ ).


Figure 3.10.38 Maximum Data Transfer Frequency when External Clock Input
b. Shift edge

Data is transmitted using a leading-edge shift and received using a trailing-edge shift.
Leading-edge shift
Data is shifted on the leading edge of the serial clock (falling edge of the SCK0 pin input/output).

Trailing-edge shift
Data is shifted on the trailing edge of the serial clock (rising edge of the SCK0 pin input/output).

(a) Falling edge shift

SCKO pin
SIO pin

(2) Transfer modes

The SBI0CR1 [SIOM1:0](SIOM1:0) bits select the transfer mode: transmit, receive, or transmit/receive.
a. 8-bit transmit mode

After specifying transmit mode in the control register, write transmit data to SBI0DBR.

Then, setting SBI0CR1 <SIOS> to 1 causes transmission to start. The transmit data is moved from SBIODBR to the shift register and then, in synchronization with the serial clock, output through the SO0 pin in an LSB-first manner. Once the transmit data has been moved to the shift register, SBIODBR becomes empty, thus causing an INTSBE0 interrupt (buffer empty) to occur that requests nexttransmit data.
In internal clock operation, if next data is not set after all of 8 -bit data has been transmitted, the serial clock is stopped for automatic wait. Writing next transmit data terminates automatic wait.

In external clock operation, data must be written to SBIODBR before shift operation for next data starts. The transfer rate is, therefore, determined from the maximum delay between an interrupt request being issued and data being written to SBIODBR in the interrupt handling routine.

At the beginning of transmission, the same value as the last bit of the data transmitted last is output between $\mathrm{SBIOSR}<\mathrm{SIOF}>$ being set to and the falling edge of SCK0.
To terminate transmission, either set SBI0CR1<SIOS $>$ to 0 or SBI0CR1<SIOINH $>$ to 1 in the INTSBE0 interrupt handling routine. If SBI0CR1<SIOS $>$ is cleared, transmission is terminated onceall data has been output. The program can determine the termination of transmission using SBIOSR $<$ SIOF $>$. SBIOSR $<$ SIOF $>$ is set to 0 upon the termination of transmission. Setting SBI0CR1<SIOINH $>$ to 1 causes transmission to be aborted immediately and SBI0CR1<SIOF $>$ to be cleared to 0 .
In external clock operation, SBIOCR1 $<$ SIOS $>$ must be cleared to 0 before shift operation for next transmit data starts. If SBI0CR1<SIOS> is not cleared before shift out operation starts, the serial bus interface transmits dummy data and then stops. $\longrightarrow$




Figure 3.10.40 Transfer Mode

Example: Specifying the termination of transmission for <SIO> (when using an external clock)

| STEST1: |  | 2, (SBIOSR) | ; If $<$ SEF $>=1$ then loop |
| :---: | :---: | :---: | :---: |
|  | JR | NZ, STEST1 |  |
| STEST2: | BIT | 0, (PN) | ; If SCK0 = 0 then loop |
| $\rightarrow$ | JR | Z, STEST2 |  |
|  | $\mathrm{LD}\rangle$ | (SBI0CR1), 0 | ; <SIOS $>\leftarrow 0$ |



Figure 3.10.41 Transmitted Data Hold Time at End of Transmission
b. 8-bit receive mode

After specifying receive mode in the control register, write a 1 to SBI0CR1<SIOS> to enable reception. In synchronization with the serial clock, data from the SIO pin is captured into the shift register in an LSB-first manner. Once 8 -bit data has been captured, the received data is moved from the shift register to SBIODBR, thus causing an INTSBE0 interrupt (buffer full) to occur that requests reading the received data. The interrupt handling routine should read the received data from SBIODBR.
In internal clock operation, the automatic wait function stops the serian clock until the received data is read from SBI0DBR.
In external clock operation, read the received data before a next serial clock is input because shift operation is synchronized with an externally supplied clock. If the received data is not read, subsequently input received data will be cancelled. The maximum transfer rate with an external clock is determined from the maximum delay between an interrupt request being issued and the received data being read.
To terminate reception, either set SBI0CR1<SIOS $>$ to 0 or SBI0CR1<SIOINH $>$ to 1 in the INTSBE0 interrupt handling routine. If SBIOCR1<SIOS> is cleared, reception is terminated once all bits of the data have been received and written to SBIODBR. The program can determine the termination of reception using SBIOSR <SIOF>. <SIOF> is cleared to 0 upon the termination of reception. After determining that reception has been terminated, read the last received data. Setting SBI0CR1<SIOINH> to 1 causes reception to be aborted immediately $y^{\text {and }} \mathrm{SBIOSR}<\mathrm{SIOF}>$ to be cleared to 0 (the received data becomes invalid and need not be read).

Note: When the transfer mode is switched, the contents of SBIODBR are not maintained. If it is necessary to switch the transfer mode, first write a 0 to <SIOS> to terminate transfer and read the last received data



Figure 3.10.42 Receiver Mode (example: dnternal clock)
c. 8-bit transmit/receive mode

After specifying transmit/receive mode in the control register, write transmit data to SBIODBR. Then, setting SBIOCR1 <SIOS $>$ to 1 enables transmission and reception. The transmit data is output through the SO 0 pin on the rising edge of the serial clock, in an LSB-first manner, while the received data is captured from the SI0 pin on the falling edge of the clock. Once 8 -bit data has been captured, the received data is moved from the shift register to SBIODBR, thus causing an INTSBE0 interrupt request to be issued. The interrupt handling routine reads the received data from the data buffer register and then writes transmit data. Ensure that the received data is read before transmit data is written to SBIODBR because SBIODBR is shared for transmission and reception.
In internal clock operation, automatic wait is performed between the received data being read and next transmit databeing written.
In external clock operation, it is necessary to read the received data and then write next transmit data before next shift operation starts because shift operation is synchronized with an externally supplied serial clock. The maximum transfer rate with an external clock is determined from the maximum delay between an interrupt
requestybeing issued and the received data being read, followed by transmit data being written.
At the beginning of transmission, the same value as the last bit of the data transmitted last is output between $\operatorname{SBI} 0 \mathrm{SR}<\mathrm{SIOF}>$ being set to 1 and the falling edge of SCK0.

To terminate transmission/reception, either set SBI0CR1<SIOS> to 0 or SBIOCR1<SIOINH> to 1 in the INTSBE0 interrupt handling routine. If SBI0CR1<SIOS> is cleared, transmission/reception is terminated once all bits of the data have been received and written to SBIODBR . The program can determine the termination of transmission/reception using SBI0SR <SIOF>. SBI0SR <SIOF> is cleared to 0 upon the termination of transmission/reception. Setting SBI0CR1<SIOINH> to 1 causes transmission/reception to be aborted immediately and SBIOSR<SIOF $>$ to be cleared to 0 .

Note: When the transfer mode is switched, the contents of SBIODBR are not maintained. If it is necessary to switch the transfer mode, first write a 0 to <SIOS> to terminate transfer and read the last received data.


Figure 3.10.43 Transmit/Received Mode (Example : Interpal clock)


Figure 3.10.44 Transmitted Data Hold Time at End of Transmit/Receive


### 3.11 Serial Expansion Interface (SEI)

### 3.11.1 Overview

The serial expansion interface (SEI) is one of the interfaces built into the TMP92CD54I and can connect to peripheral devices using a full-duplex synchronous communication protocol. It also supports micro DMA mode, in which it transfers data using micro DMA.

The TMP92CD54I contains a single SEI channel (SEI0).
(1) Features

- The master outputs a shift clock only when data is being transferred.
- The clock polarity and phase are programmable.
- The data length is eight bits.
- MSB- or LSB-first transfer can be selected.
- Supports transfer using micro DMA (micro DMA mode).
- The master can select one of the following three transfer rates: $4 \mathrm{Mbps}, 2 \mathrm{Mbps}$, and 500 kbps (when fc $=20 \mathrm{MHz}$ )
- The error detection circuit supports the following functions:
a. Write collision detection: If the shift register is written during a transfer.
b. Overflow detection: If new data is received when the transfer completion flag is set to 1 (slave mode only).
c. Mode fault detection: If the input to the $\overline{S S}$ pin is driven Low in master mode (driver output turned off immediately).


Figure 3.11.1 SEI Block Diagram

Table 3.11.1 Pin Function of SEI Channels

| SEI |
| :---: |
| $\overline{\mathrm{SS}}$ (PMO) |
| MOSI (PM1) |
| MISO (PM2) |
| SECLK (PM3) |

### 3.11.2 SEI operation

During an SEI transfer, data transmission (serial shift-out) and reception (serial shift-in) are performed simultaneously. The SEI clock (SECLK) provides synchronization for shifting and sampling information on the two serialdata lines (MOSI and MISO). The slave select line ( $\overline{\mathrm{SS}}$ ) selects an individual slave device. Only the selected slave device can do the SEI transfer using the SEI bus.
(1) Controlling the SEI clock phase and polarity

Four types of SEI clock can be selected by two bitsin the SEI control register (SECR) that control the phase and polarity of the clock. The clock polarity is controlled with the $<\mathrm{CPOL}>$ bit, which selects either an active-high oractive>low clock. The clock phase is controlled with the <CPHA> bit, which selects one of two different transfer formats. The clock phase and polarity must be the same between the master device and the slave device it communicates, with.
(2) SEI data and clock timing

The SEI has programmable clock timing and data, which support most synchronous serial peripheral devices. See "3.11.4 SEI Transfer Format."


### 3.11.3 SEI pin functions

The SEI has four input and output pins for data transfer. The function of each pin depends on the SEI device mode (master or slave).
(1) SECLK pin

The SECLK pin functions as an output when the SEI is set to master mode or as an input when the SEI is set to slave mode.

When the SEI is a master, the SECLK signal is supplied from its internal SEI clock generator. Once the master has started a transfer, eightctock cycles are automatically supplied on the SECLK pin.

When the SEI is a slave, the SECLK pin functions as an input and the SECLK signal supplied from the master synchronizes datatransfer between the master and slave. If the slave select pin, $\overline{\mathrm{SS}}$, is driven High, the slave device ignores the SECLK signal.

Both the master and slave devices shift data on the rising or falling edge of the SECLK signal and sample data on the opposite edge. The edge polarity depends on the SEI transfer protocol.
(2) MISO and MOSI pins


The MISO and MOSI pins are used to transmit and receive serial data.
When the SEI is set to a master, the MISO turns into the input signal and the MOSI turns into the output signal.

When the SEI is set to a slave, the functions of the pins are reversed.
In SEI system, all SECLK pins are interconnected, all MOSI pins are interconnected, and allMISO pins are interconnected. See Figure 3.11.5. A single SEI device is set as a master while all other SEI devices on the SEI bus are set to slaves. The master device transmits the transfer clock and data from its SECLK and MOSI pins to the SECLK and MOSI pins of slave devices, respectively. The single selected slaye/device transmits data from its MISO pin to the master device's MISO pin.
The SECEK, MISO, andMOSI pins can also be programmatically set to open-drain, using the corresponding bits in the port M open-drain enable register, PMODE.

## (3) $\widehat{\mathrm{SS}} \mathrm{pin}$

The SS pin functions differently depending on whether the SEI is set to a master or slave.
A slave device uses the pin to enable SEI slave transmission/reception. If its $\overline{\mathrm{SS}}$ pin is High((not active), the slave device ignores the SECLK clock and places its MISO output pin in high-impedance state.

A master device uses the $\overline{\mathrm{SS}}$ pin to detect an SEI error. If its $\overline{\mathrm{SS}}$ pin is driven Low when the SEI is a master, it indicates that another device on the SEI bus is attempting to become a master. The master device thus detects an error and immediately releases the SEI bus to prevent damage from a driver collision. Such an error is called a mode fault. The $<\mathrm{MODE}>$ bit in the SECR register enables or disables detection for a mode fault. When the $<\mathrm{MODE}>$ bit is set to 0 , the $\overline{\mathrm{SS}}$ pin is enabled as a mode fault detection input. When the $<\mathrm{MODE}>$ bit is set to 1 , mode fault detection using the $\overline{\mathrm{SS}}$ pin is disabled.

### 3.11.4 SEI transfer format

The transfer format is determined by the <CPHA> and <CPOL> bit settings in the SECR register. The <CPHA> bit selects one of two different transfer protocols.
(1) Transfer format when $<$ CPHA $>=0$

Figure 3.11.2 shows the transfer format when $\langle\mathrm{CPHA}>=0$.



Figure 3.11.2 Transfer Format when $\angle C R H A\rangle=0$

Table 3.11.2 Data Timing when $\langle\mathrm{CPHA}\rangle=0$
$<\mathrm{CPHA}>=0$

|  | No commúnía SECLKVevel | Data shift | Data sampling |
| :---: | :---: | :---: | :---: |
| <CPOL>=0 | L | Sbifft clock falling edge | Shift clock rising edge |
| <CPOL>=1 | H/ | Shift clock rising edge | Shift clock falling edge |

In master mode, writing new data to the SEDR register causes a data transfer to start. Data on the MOSI pin is switched a half clock cycle before the shift clock starts operating. The SECR<BOS> bit specifies whether data will be shifted out in MSB- or LSB-first manner. After the last shift cycle, the SESR <SEF> flag is set to 1 in compatibility mode or the $<$ TSRC $>$ and SESR $<$ TSTC $>$ flags are set to 1 in micro DMA mode.

In slave mode, a write to the SEDR register is prohibited while the $\overline{\mathrm{SS}}$ pin is Low. Writing data during that period results in a write collision, causing the $<$ WCOL $>$ flag in the SESR register to be set to 1 . Therefore, if the $\mathrm{SESR}<\mathrm{SEF}>$ or $\mathrm{SESR}<\mathrm{TSRC}>$ flag is set to 1 upon the completion of data transfer, the program must wait until the $\overline{\mathrm{SS}}$ pin is driven back High before attempting to write next data to the SEDR register. In slave mode, if micro DMA is used to transfer data to the SEDR register, the SESR $<$ TSTC $>$ flag is not set until the $\overline{\mathrm{SS}}$ pin is driven High.
(2) Transfer format when $<$ CPHA $>=1$

Figure 3.11 .3 shows the transfer format when $<$ CPHA $>=1$.


Figure 3.11.3 Transfer Format when $\langle\mathrm{CPHA}\rangle=1$

Table 3.11.3 Data Timing when $<$ CPHA $>=1$
<CPHA $>=1$

|  | No communication(idle) <br> SECLK level | Data shift | Data sampling |  |
| :--- | :--- | :--- | :--- | :--- |
| $\langle$ CPOL $>=0$ | L |  | Shift clock rising edge | Shift clock falling edge |
| $\langle$ CPOL $>=1$ | H |  | Shift clock falling edge | Shift clock rising edge |

In master mode, writing new data to the SEDR register causes a data transfer to start. The data on the MOSI pin is switched on the first edge of the shift clock. The SECR<BOS> bit specifies whether data wilibe shifted out in MSB- or LSB-first manner.

In slave mode, unlike the format used when $\operatorname{SECR}<\mathrm{CPHA}>=0$, a write to the SEDR register is allowed even when the $\overline{\mathrm{SS}}$ pin is Low. In both master and slave modes, after the last shift cycle, the SESR <SEF>flag is set to 1 in compatibility mode or the SESR<TSRC> and SESR $<$ TSTC $>$ flags are simultaneously set to 1 in micro DMA mode.

Writing to the SEDR register during a data transfer results in a write collision. Do not write data to SEDR before the $\mathrm{SESR}<\mathrm{SEF}>$ flag or the $\mathrm{SESR}<\mathrm{TSRC}>$ and $<\mathrm{TSTC}>$ flags are set to 1 .

### 3.11.5 Functional description

Figure 3.11 .4 shows connection between master and slave on SEI system.
When the master device transmits data from its MOSI pin to the slave device's MOSI pin, the slave device transmits data from its MISO pin to the master device's MISO pin.

It indicates that data output and input are synchronized using the same clock signal in full-duplex communication. Upon the completion of transfer, the transmit data in the 8-bit shift register is replaced with the received data.


Figure 3.11.4 Connection betweenMaster and Slave in SEI

Figure 3.11 .5 shows an example SEI system configuration.
SEI output ports can be programmatically set to open-drain output. Multiple devices can thus be connected.


Figure 3.11.5 Configuration of SEI System (Comprised of One Master and Two Slaves)


### 3.11.6 Operating modes

The SEI supports two different operating modes, compatibility mode and micro DMA mode, and operates in the selected mode. These modes differ in how a flag is cleared and an interrupt is generated as well as whether micro DMA can be used.

Table 3.11.4 Differences between the Two Operation Modes

|  | compatibility mode | micro DMA mode |
| :--- | :--- | :--- |
| error flag clearing | Reading a register with the Status <br> flag set, followed by SECR register <br> or reading or writing SEDR register | Writing a "1" to the status register |
| transfer status flag clearing | Reading a register with the Status <br> flag set, followed by an reading or <br> writing to the data register | Writing a "I" to the status register or by <br> reading |
| interrupt generation | INTSEM: <MODF> <br> INTSEE: <SEF> | INTSEM: <MODF> <br> INTSEE: <WCOL> or <SOVF> <br> INTSER: <TSRC> |
| micro DMA usage | No |  |

The SEI operating mode can be switched using SESR<TMSE> when the SEI is disabled $(S E C R<S E E>=0)$.


### 3.11.7 SEI registers

The SEI can be configured using the SEI control register (SECR), SEI status register (SESR), and SEI data register (SEDR).

Note: When reading SEI registers (SECR, SESR, and SEDR) after writing to them, there must be an interval of at least four states between the write and read. The program should take that interval into account.

Programming example:
$\left.\begin{array}{ll}\left.\left.\left.\begin{array}{ll}\text { LD } & \text { (SEDR), data1 } \\ \text { NOP } & \\ \text { NOP } & \\ \text { LD } & \text { A,(SESR) } \\ \text { LD } & \text { (SESR), data2 } \\ \text { NOP } & \\ \text { NOP } & \\ \text { LD } & \text { A,(SESR) }\end{array}\right\},\right\} \not\right\}\end{array}\right\}$

Write to SEDR
NOP or other instruction not reading SEI register
Read from SESR
Write to SEDR
NOP or other instruction not reading SEI register
Read from SESR
(1) SEI control register (SECR)

SEI Control Register
(0060H)

Read-modifywrite not allowed

|  | 7 | 6 | 5 | 4 | 3 | 2 | $\bigcirc 1$ | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | MODE | SEE | BOS | MSTR | CPOL | CPHA | SER1 | SER0 |
| Read/Write | W |  | - |  | R/W | $7 \triangle$ |  |  |
| After reset | 0 | 0 | 0 | $\bigcirc$ | 0 | 1 | 1 | 1 |
| Function | Mode fault detection 0:enabled 1:disabled | SEI operation 0:stopped 1:operating | Bit/order selection $0: M S B$ first 1:LSB first | Mode selection 0:slave 1:master | Ctock <br> polarity <br> selection <br> see figure <br> 3.11.2, <br> 3.11.3 | Clock Phase selection see figure 3.11 .2, 3.11 .3 | SEI trans selection 00: Rese 01: divide 10: divide 11: divide |  |

Figure 3.11.6 SEI Registers (SECR)
<MODE>: Mode fault detection enable
0: Enables mode fault detection
1: Disables mode fault detection.
This bit is valid only in master mode and invalid in slave mode.
<SEE>: SEI function enable
0: Dişables the SEI function. To switch between micro DMA mode and compatibility mode, first disable the SEI function. Ensure that data transfer has been completed before attempting to disable the SEI function
Also, when using the HALT instruction to enter IDLE1, IDLE3, or STOP mode, first disable the SEI function.
1: Enables the SE/ function. To use the SEI, first set the relevant ports to SEI pins.
<BOS>: Bit order selection
The <BOS> bit selects whether data will be transmitted in MSB-first or LSB-first manner.
0 : Transmits the MSB (bit 7) of the SEDR register first.
1: Transmits the LSB (bit 0) of the SEDR register first.
<MSTR>: Master/slave mode selection
0 : Sets the SEI to slave.
1: Sets the SEI to master

## <CPOL>: Clock polarity selection

0 : Selects an active-high clock. The SECLK clock is Low when communication is not performed. 1: Selects an active-low clock. The SECLK clock is High when communication is not performed. See Figure 3.11.2 and Figure 3.11.3.

## <CPHA>: Clock phase selection

The <CPHA> bit selects one of two different transfer formats.
See Figure 3.11.2 and Figure 3.11.3.
[SER1:0](SER1:0): SEI bit rate selection
The following table shows the relationship between the transfer bitrate and the settings of the <SER1> and <SER0> bits when the SEI operates as the master, When the SEI operates as a slave, the serial clock is supplied from the master and the settings of the <SER1> and <SER0> bits are ignored.

Table 3.11.5 SEI Transfer Bit Rate

| $<$ SER1> |
| :---: | :---: | :---: | :---: | <SER0> $\left.$| Divide-by-rate |
| :---: |
| of internal SEI clock | | Transfer rate |
| :---: |
| $(@ \mathrm{fc}=20 \mathrm{MHz})$ | \right\rvert\,

Note: internal SEI clock $=2 / 5 \times$ fo
(2) SEI status register (SESR)

SEI Status Register (Compatibility Mode)

| $\begin{gathered} \text { SESR } \\ (0061 H) \end{gathered}$ |  | 7 | 6 | $5)$ | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit Symbol | SEF | WCOL | sove | MODF | - | - | - | TMSE |
|  | Read/Write | R R |  |  |  |  |  |  | R/W |
| Compatibility mode | After reset | 0 | 0 | $) 0$ | 0 | - | - | - | 0 |
|  | Function | SEI <br> transfer complete flag 1:transfer completed | Write collision flag 1:write collided | Overflow flag <br> (slave) <br> 1:overflow occurred | Mode fault flag (master) 1.fault occurred - | $\square$ |  |  | SEI mode <br> select <br> 0:compati- <br> bility mode <br> 1:micro <br> DMA mode |



Note: R/C indicates that read access and clear (by writing a 1) from the CPU are allowed.
Figure 3.11.7 SEI Registers (SESR)

## <SEF>: Transfer completion flag

## Compatibility mode:

The <SEF> flag is automatically set to 1 upon the completion of data transfer. When the <SEF> flag is set to 1 , reading the SESR register and reading or writing to the SEDR register causes the <SEF> flag to be automatically cleared to 0 .
Micro DMA mode:
The flag value is undefined when read. A write to the flag is invalid.
<WCOL>: Write collision error flag
Compatibility mode:


The <WCOL> flag is automatically set to 1 when the SEDR register is written during data transfer. A write to the SEDR register is invalid during data transfer. When the <WCOL> flag is set to 1 , reading the SESR register and reading or writing to the SEDR register causes the $<$ WCOL> flag to be automatically cleared to 0 . No interrupt occurs when the $\&$ WCOL $>$ flag is set.
Micro DMA mode:
The <WCOL> flag is automatically set to 1 when the SEDRregister is written during data transfer. A write to the SEDR register is invalid during data transfer. The <WCOL> flag is cleared to 0 only by writing a 1 to the $<\mathrm{WCOL}>$ bit. A write of 0 is invalid. If the $<\mathrm{WCOL}>$ flagehanges its state from 0 to 1 when the <TASM> bit is 0 in slave mode, an TNTSEE interrupt pulse is generated.
<SOVF>: Overflow error flag
Master mode:
The flag value is undefined when read. A write to the flag is invalid. Slave mode:

## Compatibility mode:

The <SOVF> flag is automatically set to 1 upon the completion of receiving next data when the <SEF $>$ flag is set to 1 . When the $<S O V F>$ flag is set to 1 , reading the SESR register and reading or writing to the SEDR register causes the $\langle S O V F>$ flag to be automatically cleared to 0 . The <SOVF> flag is also cleared when the operating mode is switched to master mode. In compatibility mode, no interrupt occurs when the <SOVF> flag is set.

## Micro DMA mode:

The <SOVF> flag is automatically set to 1 upon the completion of receiving next data when the $<T S R C>$ flag is set to 1 . The <SOVF> flag is cleared to 0 only by writing a 1 to the <SOVF> bit. A write of 0 is invalid. If the <SOVF> flag changesits state from 0 to 1 when the <TASM> bit is 0 , an INTSEE interrupt pulse is generated.
<MODF>: Mode fault error flag
Master mode.
Compatibility mode:


The <MODF> flag is set to 1 when the $\overline{\text { SS }}$ pin is driven Low. At that time, the SEI operates as follows.

1. Dísable the SEI output pin driver, thus placing the output pin in high-impedance state.
2. Clear the <MSTR> bit in the SECR register to 0 .
3. Forcibly clear the <SEE> bitin the SECR register to 0 , thus disabling the SEI system.
4. Generate an INTSEM interrupt pulse.

When the $<\mathrm{MODF}>$ flag is set to 1 , reading the SESR register and writing to the SEDR register causes the <MODF> flag to be automatically cleared to 0 .
Micro DMA mode:
Operation is the same as that in compatibility mode, except how the <MODF> flag is cleared. The <MODF> flag is cleared to 0 only by writing a 1 to the <MODF> bit. A write of 0 is invalid. Slave mode:
The flag value is undefined when read. A write to the flag is invalid.
<TSRC>: Receive completion flag
Compatibility mode:
The flag value is undefined when read. A write to the flag is invalid.
Micro DMA mode:
Once eight clock cycles have been shifted onto the SECLK pin, reception is completed and the $<T S R C>$ flag is set to 1 . The <TSRC> flag is cleared to 0 by reading the SEDR register, switching
to compatibility mode, or writing a 1 to the <TSRC> bit. A write of 0 to this flag is invalid. An INTSER interrupt pulse is generated when the <TSRC> flag is set.
<TSTC>: Transmit completion flag Compatibility mode:
The flag value is undefined when read. A write to the flag is invalid.

## Micro DMA mode:

The <TSTC> flag is set upon the completion of transmitting a single byte of data, but the timing is different depending on the transfer format and whether the device is a master or slave. See Figure 3.11.2 and Figure 3.11.3. The <TSTC> flag is cleared to 0 by writing to the SEDR register, switching to compatibility mode, or writing a 1 to the $<T S T C>$ bit. A write of 0 to this flag is invalid. An INTSET interrupt pulse is generated when the <TSTC> flag is set.
<TASM>: Automatic shift mode (master) / INTSEE interrupt mask (slave)
Automatic shift mode makes micro DMA transfer cooperate with the SEI transfer. The function of this bit depends on the <MSTR> bit setting.

## Compatibility mode:

The flag value is undefined when read. A write to the flag is invalid.

> Micro DMA mode:

Master mode:
0 : Disables automatic shift mode.
1: Enables automatic shift mode.
In this mode, reading from the SEDR register causes the following operation:

- Clear the SEDR register to 00 H .
- Start next data transfer; transmit 00 H and receive new 8-bit data.

By assigning INTSER interrupt as the startup of micro DMA, master device can receive the data block. When the SEI operates in stave mode, automatic shift mode is invalid.

## Slave mode:

The bit functions as a mask for generating an INTSEE interrupt with the <SOVF> and <WCOL> flags.
0: Generates an INTSEE interrupt pulse when the <WCOL> flag is set.
1: Generates an INTSEE interrupt pulse when the <SOVF> flag is set.
<TMSE>: Mode selection


0: Selects compatibility mode.
1: Selects micro DMA mode.
In DMA mode, micro DMA transfer is allowed. Ensure that the SEI function is disabled before attempting to change the mode.

(3) SEI data register (SEDR)

| SEI Data Register (for Reception) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEDR | $\square^{\square}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| (0062H) | bit Symbol | SED7 | SED6 | SED5 | SED4 | SED3 | SED2 | SED1 | SED0 |
| Read- | Read/Write | R |  |  |  |  |  |  |  |
| modifywrite not allowed | After reset | 0 | 0 | 0 | 0 | 0 |  |  | 0 |
| SEI Data Register (for Transmission) |  |  |  |  |  |  |  |  |  |
| SEDR |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| (0062H) | bit Symbol | SED7 | SED6 | SED5 | SED4 | SED3 | SED2 | SED1 | SED0 |
| Read- | Read/Write | $\mathrm{W} \quad(\mathrm{N}$ |  |  |  |  |  |  |  |
| modifywrite not allowed | After reset | 0 | 0 | 0 | 0 | $0$ |  | $\sqrt{0}$ | 0 |

Figure 3.11.8 SEI Registers (SEDR)
The SEI data register (SEDR) is used for data transmission and reception. When the SEI is set to a master, writing data to the SEDR register starts data transfer.
Once a transfer has been started, the master device must use an interrupt or polling to ensure that the transfer completion flag is set to I before attempting to write new data to the SEDR register.
The SEDR register canbe reador written only if the <SEE> bit in the SECR register is set to 1 . If the $\mathrm{SECR}<\mathrm{SEE}<$ bit is set to 0 , a write to the SEDR register is ignored and reading the register always returns a value of 00 H .



### 3.11.8 SEI system errors

The SEI device detects three types of system errors. The first type of error occurs if the input to the $\overline{\mathrm{SS}}$ pin on the master device is driven Low. This error is called a mode fault. The second type of error, a write collision, occurs if data is written to the SEDR register during data transfer. The third type of error, an overflow error, occurs if a new data byte has been shifted in before the previous data byte has been read when the SEI device is operating as a slave.
(1) Mode fault error


If more than one SEI device is set to a master, contention among drivers may occur.
When an SEI device is set to a master, if its $\overline{\text { SS }}$ pin input is driven Low, a mode fault error occurs and the device turns off its driver output. This function prevents contention among masters.

If this error occurs, the device immediately takes the following actions

- Forcibly clear the $<$ MSTR $>$ bit in the SECR register to 0 , thus re-setting the SEI to a slave.
- Forcibly clear the $<$ SEE $>$ bit in the SECR register to $\theta$, thus disabling the SEI function.
- Set the <MODF> flag in the SESR register to 1 , which generates an INTSEM interrupt pulse.
- Disable the SEI output pin driver, thus placing the output pin in high-impedance state.
Once the SESR $<M O D F>$ flag is cleared to 0 after the software has resolved the problem causing a mode fault, the SEI device can accept setup for recovering normal operation. The SECR register cannot be written if the $\mathrm{SESR}<\mathrm{MODF}>$ flag is set to 1 . In compatibility mode, when the SESR $\measuredangle M O D F>$ flag is set to 1 , reading the SESR register and writing to the $S E D R$ register causes the SESR<MODF $>$ flag to be cleared to 0 . In micro DMA mode, write a 1 to the SESR<MODF> flag to clear it.

A mode fault error is detected only if more than one device is simultaneously selected as a master. The SEI device cannot detect a collision between MISO pins when more than one slave device is selected on the SEI system.

An open-drain option is provided to protect the device from latch-up. This option changes the SEI output driver to an open-drain driver. Each of the SECLK, MOSI, and MISO pins can be individually set to open-drain programmatically. In that case, an external pull-up resistor needs to be added.
(2) Write collision error

A write collision occurs if the SEDR register is written while data is being transferred. The SEDR register does not have a double-buffer configuration in the direction of transmission so that data written to the SEDR register before transfer is written directly to the SEI shift register. A write during a data transfer thus fails and results in a write collision error. In this case, the ongoing data transfer is completed but the written data causing a write collision error is not written to the shift register.

- In slave mode

The SEDR register is written while the $\overline{\mathrm{SS}}$ pin is driven Low. ( $<$ CPHA $>=0$ )
The SEDR register is written while data is being transferred. (<CPHA> = 1)

- In master mode

The SEDR register is written while data is being transferred.

A write collision is usually an error on the slave side because a slave cannot control when the master starts a data transfer. The master, which knows when it transfers data, does not cause a write collision error although both master and slave SEI devices can detect a write collision error.

In slave mode, a write collision occurs if the master has already started a shift cycle for a next byte before the slave transfers a new data to the SEDR register.

In slave and micro DMA mode, if the SESR<WCOL> flag is set when the SESR $<$ TASM $>$ bit is 0 , an INTSEE interrupt pulse is generated.
(3) Overflow error

The transfer bit rate on the SEI bus is determined by the master. At a high bit rate, the slave may fail to keep up with transfer from the master. Overflow occurs when the following two conditions are satisfied:

- The SEI device is set to a slave.
- A new data has been received but the previous data has not yet been read.

The SEI device can detect a data overflovy using the SESR < SOVF $>$ flag. When the SESR <SOVF> flag is set to 1, the SEDR register is overwritten with the new data byte.

In slave mode, if the $S E S R<S Q F F>$ flag is set when the $S E S R<T A S M>$ bit is 1 , an INTSEE interrupt pulse is generatedin micro DMA mode only. The SESR <TASM> bit is used as an interrupt mask bit because this error occurs in slave mode only.


### 3.11.9 Generating an interrupt

Interrupt handling differs between two SEI operating modes and can be selected using the SESR<TMSE> bit. The SEI generates four types of interrupts: INTSEM, INTSEE, INTSER, and INTSET.
(1) Compatibility mode

In compatibility mode, the SEI generates two types of interrupts, INTSEM and, INTSEE. An INTSEM interrupt pulse is generated if the SESR $<$ MODF $>$ flag changes its state from 0 to 1 . An INTSEE interrupt pulse is generated if the $\operatorname{SESR}<\mathrm{SEF}>$ flag changes its state from 0 to 1 .

Table 3.11.6 Compatibility Mode


In micro DMA mode, all of four interrupt types are used to enable micro DMA transfer with the SEDR register. An INTSEM interrupt pulse is generated if the SESR<MODF> flag changes its state from 0 to 1 . An INTSEE interrupt is generated if, in slave mode, the SESR $<\mathrm{WCOL}>\mathrm{flag}$ changes its state from 0 to 1 when the SESR $<$ TASM $>$ bit is set to 0 . It is also generated if, in slave mode, the $\mathrm{SESR}<\mathrm{SOVF}>$ flag changes its state from 0 to 1 when the SESR <TASM $>$ bit is set to 1 .

Upon the completion of transfer, both the SESR $<T$ SRC $>$ and <TSTC> flags are set to 1 simultaneously, except when $\mathrm{SECR}<\mathrm{CPHA}>$ is set to 0 in slave mode. See "3.11.4(1) Format when <CPHA> = 0." Those flags trigger the generation of INTSER and INTSET interrupt pulses, respectively.

An INTSER-interrupt pulse is generated if the SESR<TSRC> flag changes its state from $\theta$ to 1. The SESR <TSRC> flag is cleared to 0 by reading the SEDR register or writing a 1 to the SESR $<$ TSRC $>$ bit.

An INTSET interrupt pulse is generated if the SESR<TSTC> flag changes its state from 0 to 1. The SESR <TSTC $>$ flag is cleared to 0 by writing to the SEDR register or writing a 1 to the SESR $<$ TSTC $>$ bit.
When using micro DMA transfer to and from the SEDR register, use INTSER and INTSET interrupts as triggers for micro DMA transfer.

INTSER interrupt: Use as a trigger to read the SEDR register.
INTSET interrupt: Use as a trigger to write to the SEDR register.
Next data transfer is started that way.

Table 3.11.7 Compatibility Mode

| INTSEM | Interrupt on $<$ MODF $>$ |
| :---: | :---: |
| INTSEE | Interrupt on $\left\langle\mathrm{WCOL}>^{1)}\right.$ or $\left\langle\right.$ SOVF $>^{2)}$ |
| INTSER | Interrupt on $\langle$ TSRC $>$ |
| INTSET | Interrupt on $<$ TSTC $>$ |

Note 1: When SESR <TASM> $=0$ in slave mode
Note 2: When SESR <TASM> = 1 in slave mode

Each interrupt handling should be enabled or disabled using the interrupt controller. (See 3.4.3.)

### 3.11.10 Using micro DMA with the SEI (micro DMA mode)

Micro DMA improves the SEI transfer speed by:

- taking the load off the CPU for interrupt handling, and
- reducing the time interval between transfers.

Micro DMA transfer is used in both master and slave modes.
(1) Micro DMA transfer (read/write)

In this mode, set the <TMSE> bit in the SESR register to 1 to select micro DMA mode. Two micro DMA channels are used. One channel is used to transfer received data from the SEDR register to a specified RAM area while the other channel is used to transfer transmit data from a specified RAM area to the SEDR register. Data transfer is completely under the control of the micro DMA controller.
a. Initialization

Two micro DMA channels are used for SEI transfer. One microDMA channel is set to be activated with an INTSER interrupt pulse and transfer received data from the SEDR register to memory. The other channel is set to be activated with an INTSET interrupt pulse and transfer new data from memory to the SEDR register. In master mode, data transfer is restarted with those initial settings.
Set the micro DMA channel having the smaller channel number to an INTSER interrupt. This ensures that received data is read before a write to the SEDR register to start new data transfer.

In master mode, writing to the SEDR register starts the first data transfer. In slave mode, write data to the SEDR register as a preparation for transfer started from the connected master. Subsequent transfers are automatically performed by the micro DMA controller.

Table 3.11.8 SEI Setting when Micro-DMA Transfer (Read/Write)

| $<$ SSEE $>$ | <MSTR | <TASM | <TMSE> |
| :---: | :---: | :---: | :---: |
| 1 | $0:$ Slave | INTSEE interrupt mask | 1 |
|  | 1:Master | 0 |  |

Mićro DMA transfer
Once initialized, micro DMA waits for a data transfer completion trigger. Upon the completion of transfer, the <TSRC> and <TSTC> flags are set to 1, thus causing an SEI reception completion interrupt (INTSER) pulse and SEI transmission completion interrupt (INTSET) pulse to be generated. The micro DMA channel having the smaller channel number is processed first. Therefore, read processing with micro DMA transfer caused by reception completion is performed before write processing with micro DMA transfer caused by transmission completion. Read processing with micro DMA transfer consists of reading the SEDR register and writing to the address specified with the micro DMA transfer destination address register. In addition, read the SEDR register and clear the <TSRC> flag to 0 . Then, for write processing with micro DMA transfer, read the address specified with the micro DMA transfer source address register and write to the SEDR register. In addition, read the SEDR register and clear the <TSTC> flag to 0 . If the SEI is the master, start a new data transfer.

After each micro DMA transfer, decrement the transfer count register for both micro DMA transfers. The above procedure continues until the transfer count register becomes 0 . Once the transfer count register becomes 0 , a micro DMA transfer completion interrupt occurs. The service routine for a micro DMA transfer completion interrupt is used to reinitialize micro DMA transfer



Figure 3.11.9 Flowchart for Micro DMA Read/Write Transfer
(2) Micro DMA transfer (read only)

This mode is used to receive a data block (for example, to read data from serial $E^{2}$ PROM). Meaningless data is transmitted simultaneously. A single micro DMA channel is used to read received data from the SEDR register and store it in a specified RAM area.
a. Initialization

In this mode, set the <TMSE $>$ bit in the SESR register to 1 to select micro DMA mode. The SESR<TASM> bit is used as an automatic shift enable bit while the SEI is operating as a master. One micro DMA channel is set to be activated with an INTSER interrupt pulse and transfer received data from the SEDR register to memory. An INTSER interrupt activates micro DMA transfer. An INTSET interrupt must be disabled using the interrupt controller. When the SEI is a master, writing data to the SEDR register starts the first data transfer. (When the SEI is a slave, it waits until it receives data transmitted from the master.)

Table 3.11.9 SEI Setting when Micro DMA Transfer (Readd)

| <SEE> | <MSTR> |
| :---: | :---: | :---: |
| 1 | 0: Slave |
|  | <TASM |

After starting the first data transfer, micro DMA waits until the data transfer is completed. Upon the completion of data transfer, both <TSRC> and <TSTC> flags in the SESR register are set to 1 . An INTSER interrupt pulse caused by the SESR<TSRC> flag being set activates micro DMA transfer. The SESR <TSTC> flag is also set to 1 simultaneousty and remains set until the block transfer is completed.
Micro DMA reads the received data from the SEDR register and writes it to the memory address specified with the micro DMA transfer destination address register. After each data transfer, the micro DMA transfer count register is decremented. Reading the SEDR register causes it to be automatically cleared to 00 H because the SESR <TASM> bit is set to 1 . At that time, a new data transfer starts automatically. The above processing continues until the micro DMA transfer count register becomes 0 . Once the transfer count register becomes 0 , a micro DMA transfer completion interrupt occurs.
After the first data transfer is completed, the SESR <TSTC $>$ flag remains set to 1 unless it is explicitly cleared.


Figure 3.11.10 Flowchart for Micro DMA Read only Transfer
(3) Micro DMA transfer (write only)

This mode is used to transmit a data block. Received data is ignored. Only a single micro DMA channel is used to read data from the memory address specified with the micro DMA transfer source address register and write new data to the SEDR register.
a. Initialization

In this mode, set the $<$ TMSE $>$ bit in the SESR register to 1 to select micro DMA mode. One micro DMA channel is set to transfer transmit data from the memory address specified with the micro DMA transfer source address register to the SEDR register. An INTSET interrupt activates this micro DMA transfer. An INTSER interrupt must be disabled using the interrupt controller. When the SEI is a master, writing data to the SEDR register starts the first transfer. (When the SEI is a slave, it waits until it receives data transmitted from the master.)

Table 3.11.10 SEI setting when microDMA transfer (write)


After starting the first data transfer, micro DMAA waits until the data transfer is completed. Upon the completion of data transfer, both <TSRC> and <TSTC> flags in the SESR register are set to 1. Ignore the SESR <TSRC> and SESR <SOVF> flags because reception is not performed. After the first transfer is completed, the SESR < TSRC> flag remains set to 1 unless it is explicitly cleared. The SESR $<S O V F>$ flag, once set, also remains set to 1 unless it is explicitly cleared. An INTSET interrupt putse caused by the SESR<TSTC> flag being set activates micro DMA transfer,
Micro DMA reads transmit data from the memory address specified with the micro DMA transfer/source address register and writes it to the SEDR register. A write to the SEDR register causes the SESR <TSTC> flag to be cleared to 0 and, if the SEI is the master, a new data transfer to start. After each data transfer, the micro DMA transfer count register is decremented. The above processing continues until the micro DMA transfer count register becomes 0. Once the transfer count register becomes 0, a micro DMA transfer completion interrupt occurs.


Figure 3.11.11 Flowchart for Micro DMA Write only Transfer


### 3.12 CAN Controller

(1) Overview

- Complies with CAN version 2.0B.
- Supports the standard and extended formats.
- Supports data and remote frames in each format.
- 16 mailboxes ( 15 shared for transmission and reception, and 1 for reception only)
- CAN bus baud rate: Up to 1 Mbps (when operating frequency fic $=20 \mathrm{MHz}$ )
- Programmable baud rate using bit time parameters
- Built-in baud rate prescaler
- Two types of internal arbitration to select the order of message transmission:
a. Ascending order of mailbox number
b. Descending order of ID priority
- Timestamp for message transmission/reception
- Operating modes
a. Normal operation mode
b. Configuration mode
c. Sleep mode (can wake up upon detection of CAN bus active state or upon CPU access)
d. Halt mode
e. Test loopback mode (stand-alone operation possible with self-acknowledge)
f. Test error mode (can write to error counter)
- Two types of message reception masking
a. Programmable global reception mask (common to mailboxes 0 to 14)
b. Programmable local reception mask (dedicated to mailbox 15)
- Reception mask bit for ID extension bit
- Flexible interrupt structure (three interrupt signals)
a. INTCR: Reception completion interrupt
b. INTCT: Transmission completion interrupt

INTCG: Global interrupt
(with eight interrupt sources, including warning level, error passive, and bus off)
(2) Legend

- $R / \mathrm{R}$

CPU read and write access allowed
Only CPU read access allowed
Qnly CPU write access allowed
CPU read access and setting (by writing a 1) allowed

- $R / C$

CPU read access and clearing (by writing a 1) allowed

- For a mailbox, a dash " " in the bit symbol field indicates an empty bit. Its state is undefined when read.
- For a mailbox, a dash "-" in the "Upon reset" field indicates that the initial value is undefined.
- For a control register, a dash " ${ }^{\text {" in the bit symbol field indicates a reserved bit. Its }}$ state is undefined when read. When writing to the register, write a 0 to that bit.
(3) Architecture


Figure 3.12. 1 Block Diagram of CAN Controller
(4) CAN input/gutput pins

The CAN controller uses RX and TX as its input and output pins, respectively. It should connect to the CAN bus through a CAN transceiver (complying with ISO/DIS 11898).

### 3.12.1 Memory map

The mailboxes and control registers used for CAN are mapped to the following areas:

Table 3.12.1 CAN Mailboxes and Control Registers

| Address | Register | Description |
| :---: | :---: | :---: |
| 000200H * | MBOMIO |  |
| 000202H * | MBOMI1 | Mailbox ( |
|  |  | Mailbox |
| 0002FEH * | MB15TSV |  |
| 000300H | MC | Mailbox Configuration Register $<(V /))$ |
| 000302H | MD | Mailbox Direction Register |
| 000304H * | TRS | Transmit Request Set Register |
| 000306H * | TRR | Transmit Request Reset Register $\sim$ ) |
| 000308H * | TA | Transmission Acknowledge Register |
| 00030AH * | AA | Abort Acknowledge Register $\gg$ |
| 00030CH * | RMP | Receive Message Pending Registẹ |
| 00030EH * | RML | Receive Message Lost Register (®) |
| 000310H | LAM0 (high) | Local Acceptance Mask Register 0 (bit 28 to 16) |
| 000312H | LAM1 (low) | Local Acceptance Mask Register 1 (bit 15 to 0) |
| 000314H | GAM0 (high) | Global Acceptance Mask Register 0 (bit 28 to 16) $>$ |
| 000316H | GAM1 (low) | Global Acceptance Mask Register 1 (bit 15 to 0) ) |
| 000318H | MCR | Master Control Register |
| 00031AH | GSR | Global Status Register $(\sqrt{\prime})$ |
| 00031CH | BCR1 | Bit Configuration Register 1 |
| 00031EH | BCR2 | Bit Configuration Register $2>$ |
| 000320H * | GIF | Global Interrupt Flag Register |
| 000322H | GIM | Global Interrupt Mask Register |
| 000324H * | MBTIF | Mailbox Transmit Interrupt Flag Register |
| 000326H * | MBRIF | Mailbox Receive Intercupt Flag Register |
| 000328H | MBIM | Mailbox Interrupt Mask Register |
| 00032AH | CDR | Change Data Request Register |
| 00032CH * | RFP | Remote Frame-Pending Register |
| 00032EH * | CEC) | CAN Error Counter Register |
| 000330H | TSP $\longrightarrow$ | Time Stamp Counter Prescaler Register |
| 000332H * | TSC | Time Stamp Counter Register |

Note: RMW prohibited: A read-modify-write operation should not be used.


### 3.12.2 Mailboxes

A mailbox consists of registers for storing an ID and transmit/receive data and is accessed from the CAN controller or CPU. The CPU controls the CAN controller by modifying the contents of mailboxes and control registers. The contents of mailboxes and control registers are used for reception filtering, message transmission and interrupt handling.

To start transmission, set the corresponding transmission request bit. Subsequently, the CAN controller performs all transmission procedures and error handling, as required, without the intervention of the CPU. If a mailbox is set for reception, the CPU can use a read instruction to read data from the mailbox. A mailbox can also be set to issue an interrupt to the CPU every time a message has been transmitted or received successfully.

There are 16 mailbox, each of which contains 8 -byte data, a 29-bit ID and several control bits. Each mailbox can be set for either transmission or reception, except the last one. Mailbox 15 is a receive-only mailbox that has been designed to receive a different group of message IDs using a reception mask different from the one used for mailboxes 0 to 14 . A single mailbox consists of 16 bytes.

Address
0200 H to 020FH
0210H to 021FH

02EOH to 02EFH
02FOH to 02FFH


Figure 3.12.2 Mailbox Address

Each mailbox has the following structure:

(Message identifier field 0 )
(Message identifier field 1)
(Message control field)
(Data field 0,1)
(Data field 2,3 )
(Data field 4,5)
(Data field 6,7)
(Time stamp value)

Note: $\mathrm{MBn}=0200 \mathrm{H}+\mathrm{n} \times 10 \mathrm{H}, \mathrm{n}=0,1,2, \ldots, 15$

Figure 3.12.3 Mailbox Structure

The following describes the components of each mailbox.

Message ID field 0 (MIO)


Note. If the received remote frame has the same ID as that of a transmit mailbox for which $<\mathrm{RFH}>=1$ and $<$ GAME $>=1$, that mailbox is overwritten with the remote frame ID and automatically responds with the overwritten ID.

Figure 3.12.4 Message ID Field 0

## Message ID field 1 (MI1)



Note: For standard format (11-bit ID), bits <ID17> to <ID0> are undefined.

Figure 3.12.5 Message ID Field 1

A message ID has a higher priority when it contains a longer sequence of zeros from the most significant bit ( $<$ ID28 $\gg$ ).

Mailbox IDs should be registered as part of initialization. If the message ID field for the mailbox needs to be modified after the mailboxhas been enabled, first clear the $\mathrm{MC}<\mathrm{MCn}>$ bit to 0 to disable the mailbox for the CAN controller before writing a new ID.

## Message control field (MCF)

The MCF register consists of the remote transmission request bit (RTR) and data length code (DLC).

A receive mailbox does not need initialization. When a received message is stored into the mailbox, RTR and DLC are also stored into the control field. A transmit mailbox needs initialization.

If the control field for a transmit mailbox for which $<\mathrm{RFH}>=1$ needs to be modified after the mailbox has been enabled, first clear the $\mathrm{MC}<\mathrm{MCn}>$ bit to 0 to disable the mailbox for the CAN controller before writing new RTR and DLC. The control field for a transmit mailbox for which $<\mathrm{RFH}>=0$ can be modified regardess of the $<\mathrm{MCn}>$ setting. It is, however, necessary to ensure that the TRS<TRSn> bit is 0 before writing to new RTR and DLC.


Note: Any data length code other than the above should not be used.
Message Control Field High

|  | 15 | $(14)$ | 13 | 12 | 11 | 10 | 9 | 8 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| bit Symbol |  |  |  |  |  |  |  |  |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset |  |  |  |  |  |  |  |  |

Figure 3.12.6 Message Control Field Register

## Data field (D0-D7)

This read/write register contains up to eight bytes of data to be transmitted or received. For a receive mailbox, however, the data field should not be written. A write may result in received data being inconsistent.

For transmission, a number of bytes specified with the DLC in the mailbox will be transmitted.

For reception, the data length code in the received message is copied to the DLC in the mailbox and only that number of data bytes are valid.

To update the data field in a transmission mailbox for which $<$ RFH $>=1$, first set CDR<CDRn $>$ to 1 to suspend transmission requests before writing new data. To update the data field in a transmission mailbox for which $<\mathrm{RFH}>=0$, firsst ensure that $\mathrm{TRS}<\mathrm{TRSn}>$ bit is 0 before writing new data.

Data Field 0
MBnDO (MBn+06H)

Read-modifywrite not allowed

|  | 7 | 6 | 5 | 4 |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | D07 | D06 | D05 | D04 | D03 | D02 | 7001 | D00 |
| Read/Write | R/W |  |  |  |  |  |  |  |
| After reset | - | - | - |  | - | - | - | - |

Data Field 1

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | D17 | D16 | D15 | D14 | D13 | D12 | D11 | D10 |
| Read/Write | ( $\mathrm{\sim}$ R/W |  |  |  |  |  |  |  |
| After reset | - |  | - | - |  | - | - | - |

Data Field 2

allowed
Data Field 3

| MBnD3 | $\triangle$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (MBn+09H) <br> Read- <br> modify- <br> write not | bit Symbol | D37 | D36 $\wedge$ | D35 | D34 | D33 | D32 | D31 | D30 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | - |  |  | - | - | - | - | - | allowed

 (MBn+0AH)

Read-
modifywrite not allowed

## Data Field 5

| MBnD5 |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (MBn+0BH) | bit Symbol | D57 | D56 | D55 | D54 | D53 | D52 | D51 | D50 |
| Read- | Read/Write | R/W |  |  |  |  |  |  |  |
| write not | After reset | - | - | - | - | - | - | - | - |

Data Field 4

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bít Symbol | D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 |
| Read/Write |  |  |  | R/W |  |  |  |  |
| After reset | - | - | - | - | - | - | - | - |



Figure 3.12.7 Data Field Register

## Timestamp value (TSV)

This 16 -bit register is loaded with the value of the timestamp counter when data has been transmitted or received successfully.
It is not loaded if transmission or reception fails.

Time Stamp Value Low
MBnTSVL (MBn+0EH)

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | TSV7 | TSV6 | TSV5 | TSV4 | TSv3 | TSV2 | TSV1 | TSVO |
| Read/Write | R , |  |  |  |  |  |  |  |
| After reset | - | , | - | - | - | - | - | - |



Figure 3.12.8 Timestamp Value Register

### 3.12.3 Control registers

(1) Mailbox control registers

## Mailbox configuration register (MC)



Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively.
Each mailbox can be either enabled or disabled.

1) When $<\mathrm{MCn}>=1$, access to mailbox $n$ is enabled for the CAN controller.
2) When $<\mathrm{MCn}>=0$, access to mailbox n is disabled for the CAN controller.

A write of 0 or 1 is immediately reflected in the state of the $<\mathrm{MCn}>$ bit.
To change the state of $<\mathrm{MCn}>$ from 1 (access enabled) to 0 (access disabled), first ensure that the corresponding $T R S<T R S n>$ bit is 0 before writing a 0 to $<\mathrm{MCn}>$.

The control field in a transmit mailbox for which MBnMIOH $<\mathrm{RFH}>=1$ and the message ID field can only be written after the $<\mathrm{MCn}>$ bit is cleared to 0 .

The data and control fields in a transmit mailbox for which $<\mathrm{RFH}>=0$ can be written regardless of whether access to the maimox is enabled or disabled (if $<\mathrm{MCn}>=1$, however, it is necessary to ensure that the TRS $<$ TRSn $>$ bit is 0 before writing to the register).

If $<\mathrm{MCn}>$ is cleared to 0 while the CAN controller is receiving data, it stops receiving that frame immediately. When the CAN controller is transmitting data (TRS<TRSn> = 1), do not clear $<\mathrm{MCn}>$ to 0 before the transmission is completed (TRS $<\mathrm{TRSn}>=0$ ).

## Mailbox direction register (MD)

| $\begin{gathered} \text { MDL } \\ (0302 \mathrm{H}) \end{gathered}$ | Mailbox Direction Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | MD7 | MD6 | MD5 | MD4 | MD3 | MD2 | MD1 | MD0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 |  | 0 | 0 |
| $\begin{gathered} \text { MDH } \\ (0303 \mathrm{H}) \end{gathered}$ | Mailbox Direction Register High |  |  |  |  |  |  |  |  |
|  |  | 15 | 14 | 13 | 12 | 11 | (10) | 9 | 8 |
|  | bit Symbol | MD15 | MD14 | MD13 | MD12 | MD11 | MD10 | MD9 | MD8 |
|  | Read/Write | R | R/W $\rightarrow$ |  |  |  |  |  |  |
|  | After reset | 1 | 0 | 0 | 0 | 0 | ${ }_{0}$ | 0 | 0 |
|  | Bits 0 | 15 in | gure 3 | 10 Ma | x Dire |  |  |  | ch m |

Bits 0 to 15 in this register corresponds to mallboxes 0 to 15 , respectively. Each mailbox can be specified as either a transmit or receive mailbox.

Setting $<\mathrm{MDn}>$ to 0 causes mailbox $n$ to be used as a transmit mailbox.
Setting $<\mathrm{MDn}>$ to 1 causes mailbox n to be used as a receive mailbox.
The $<$ MD15 $>$ bit is read-only and fixed to 0 because malbox 15 is used only for reception. The MD register should be set as part of initialization. To modify settings in the MD register, first set the corresponding $<\mathrm{MCn}>$ bit to 0 .
(2) Transmission control registers

When data and an Thave been written to mailbox $n$ which has been set as a transmit mailbox ( $\mathrm{MD}<\mathrm{MDn}>=0$ ) and the access to mailbox n is enabled ( $\mathrm{MC}<\mathrm{MCn}>=1$ ), setting the TRS<TRSn> bit to 1 causes a message in the mailbox to be transmitted. If there is more than one transmit request, messages are transmitted sequentially. The order in which messages are transmitted depends on bit 3 ( $<\mathrm{MTOS}>$ ) in the master control register, MCR.

If the MCR $<\overline{\mathrm{MTOS}}>$ bit is set to 1 , a message is transmitted from the mailbox having the ID assigned the highest priority among the mailboxes with transmission requests. After the occurrence of arbitration lost, a message is also transmitted from the mailbox having theID assigned the highest priority among the mailboxes for which transmission requests are pending at that time.
If the MCR $<$ MTOS $>$ bit is set to 0 , mailboxes having smaller mailbox numbers have higher priority. For example, if MB0, MB2 and MB5 are specified as transmit mailboxes with their TRS<TRSn>bits set to 1, messages are transmitted in the following order: MB0, MB2 and MB5. If a new transmit request is set for MB0 while a message from MB2 is being processed, the next internal arbitration process selects MB0 for a next transmit message, and starts transmitting an MB0 message after completing transmission for MB2. This procedure also applies if arbitration lost occurs during message transmission for MB2. A message for MB0 is transmitted in place of that for MB2.

## Transmit request set register (TRS)

| $\begin{gathered} \text { TRSL } \\ (0304 \mathrm{H}) \end{gathered}$ | Transmit Request Set Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | TRS7 | TRS6 | TRS5 | TRS4 | TRS3 | TRS2 | TRS1 | TRS0 |
| Read- | Read/Write | R/S |  |  |  |  |  |  |  |
| write not | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Transmit Request Set Register High |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { TRSH } \\ & (0305 \mathrm{H}) \end{aligned}$ |  | 15 | 14 | 13 | 12 | 11. | (10) | 9 | 8 |
|  | bit Symbol |  | TRS14 | TRS13 | TRS12 | TRS11 | TRS10 | TRS9 | TRS8 |
| Read-modifywrite not allowed | Read/Write |  | R/S $\longrightarrow$ |  |  |  |  |  |  |
|  | After reset |  | 0 | 0 | 0 | $0 \times 0$ |  | 0 | 0 |

Figure 3.12.11 Transmit Request Set Register

Bits 0 to 15 in this register corresponds to mailboxes 0 to $\$ 5$, respectively. The register does not have bit 15 because mailbox 15 isreceive-only.

The TRS<TRSn $>$ bit is cleared to 0 if transmission is successful or if the transmission request is reset by setting the $T R R<T R R n>$ bit to 1 . If transmission fails, transmission is retried until if it is successful or if the transmission request is reset by setting the $T R R<T R R n>$ bit to 1 . Mailbox $n$ should not be written when the $T R S<T R S n>$ bit is set to 1 . If mailbox $n$ is set as a receive mailbox, the CPU/cannot set the TRS $<\mathrm{TRSn}>$ bit.

If mailbox $n$ is set as a transmit mailbox, the TRS<TRSn> bit is set to 1 when the CPU writes a 1 to it and cleared to 0 by the internal logic. Awrite of 0 by the CPU is invalid.

## Transmit request reset register (TRR)

| $\begin{aligned} & \text { TRRL } \\ & (0306 \mathrm{H}) \end{aligned}$ | Transmit Request Reset Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | TRR7 | TRR6 | TRR5 | TRR4 | TRR3 | TRR2 | TRR1 | TRR0 |
| Read- | Read/Write | R/S |  |  |  |  |  |  |  |
| write not | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Transmit Request Reset Register High |  |  |  |  |  |  |  |  |
| TRRH |  | 15 | 14 | 13 | 12 | 11. | ( 10 ) | 9 | 8 |
| Read-modifywrite not allowed | bit Symbol |  | TRR14 | TRR13 | TRR12 | TRR11 | TRR10 | TRR9 | TRR8 |
|  | Read/Write |  | R/S $\square$ |  |  |  |  |  |  |
|  | After reset |  | 0 | 0 | 0 | 0 | ${ }_{0}$ | 0 | 0 |

Bits 0 to 15 in this register corresponds to mailboxes 0 to $\$ 5$, respectively. The register does not have bit 15 because mailbox 15 isreceive-only.

Setting the <TRRn> bit to 1 cancels the transmit request set with the corresponding TRS<TRSn> bit. The operation, however, depends on which of the following three conditions applies:
a. If the transmission of a message has not yet started, the message transmission request is canceled.
$(T R S<T R S n>=0, T R R<T R R n>=0$, and $A A<A A n>=1)$
b. If a message is currently being transmitted and if arbitration lost or an error is detected, the message transmission request is cleared and the transmission is stopped. $(T R S<T R S n>=0, T R R<T R R n>=0$, and $A A<A A n>=1)$
c. If a message is currently being transmitted without arbitration lost or an error being detected, the message transmission request is not cleared and the transmission is completed.
$(T R S<T R S n>=0, T R R<T R R n>=0$, and $T A<T A n>=1)$

Mailbox n should not be written when the TRR<TRRn> bit is set to 1 .
If mailbor n is set as a receive mailbox, the CPU cannot set the $\mathrm{TRR}<\mathrm{TRRn}>$ bit.
If mailbox $n$ is set as a transmit mailbox, the TRR<TRRn> bit is set to 1 when the CPU writes 21 to it and cleared to 0 by the internal logic when transmission is either successful or aborted. A write of 0 by the CPU is invalid.

Transmit acknowledge register (TA)

| $\begin{gathered} \text { TAL } \\ (0308 \mathrm{H}) \end{gathered}$ | Transmit Acknowledge Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | TA7 | TA6 | TA5 | TA4 | TA3 | TA2 | TA1 | TAO |
| Read- | Read/Write | R/C |  |  |  |  |  |  |  |
| write not | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{gathered} \text { TAH } \\ (0309 \mathrm{H}) \end{gathered}$ | Transmit Acknowledge Register High |  |  |  |  |  |  |  |  |
|  |  | 15 | 14 | 13 | 12 | 11 | 110 | 9 | 8 |
|  | bit Symbol |  | TA14 | TA13 | TA12 | TA11 | talo | TA9 | TA8 |
| Read-modifywrite not allowed | Read/Write |  | $\mathrm{R} / \mathrm{C}$ ( |  |  |  |  |  |  |
|  | After reset |  | 0 | 0 | 0 |  | ${ }_{0}$ | 0 | 0 |

Figure 3.12.13 Transmit Acknowledge Register

Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively. The register does not have bit 15 because mailbox 15 isreceive-only.

If a message in mailbox $n$ has been transmitted successfully, the $<T A n>$ bit is set to 1 and a transmission completion interrupt (INTCT) occurs if it is enabled.)

The $<$ TAn> bit is cleared to 0 when the CPU writes a 1 to the $<T A n>$ or TRS<TRSn $>$ bit. A write of 0 by the CPU is invalid.

## Abort acknowledge register (AA)

Abort/Acknowledge Register Low
 allowed

Abort Acknowledge Register High

| AAH | - | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (030BH) <br> Read-modifywrite not | bit Symbol |  | AA14 | AA13 | AA12 | AA11 | AA10 | AA9 | AA8 |
|  | Read/Write |  | R/C |  |  |  |  |  |  |
|  | After reset |  |  | 0 | 0 | 0 | 0 | 0 | 0 | allowed

## Figure 3.12.14 Transmit Acknowledge Register

Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively. The register does not have bit 15 because mailbox 15 is receive-only.

If message transmission for mailbox $n$ has been canceled, the <AAn> bit and the <TRMABF> bit in the global interrupt flag register (GIF) are set to 1. At that time, a global interrupt (transmission abort), INTCG, occurs if a transmission abort interrupt has been enabled by setting the GIM <TRMABM> bit to 1 .

The $<$ AAn $>$ bit is cleared to 0 when the CPU writes a 1 to the $<A A n>$ or $\operatorname{TRS}<\mathrm{TRSn}>$ bit. A write of 0 by the CPU is invalid.

## Change data request register (CDR)

| $\begin{aligned} & \text { CDRL } \\ & \text { (032AH) } \end{aligned}$ | Change Data Request Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\square^{\square}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | CDR7 | CDR6 | CDR5 | CDR4 | CDR3 | CDR2 | CDR1 | CDR0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | $0>$ | 0 | 0 |
| $\begin{aligned} & \text { CDRH } \\ & (032 \mathrm{BH}) \end{aligned}$ | Change Data Request Register High |  |  |  |  |  |  |  |  |
|  |  | 15 | 14 | 13 | 12 | 11. | ( 110 ) | 9 | 8 |
|  | bit Symbol |  | CDR14 | CDR13 | CDR12 | CDR11 | CDR10 | CDR9 | CDR8 |
|  | Read/Write |  | R/W $\longrightarrow$ |  |  |  |  |  |  |
|  | After reset |  | 0 | 0 | 0 | 0 | ${ }_{0}$ | 0 | 0 |

Figure 3.12.15 Change Data Request Register

Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively. The register does not have bit 15 because mailbox 15 isreceive-only.

A transmission request for mailbox mis ignored if the $<$ CDRn $>$ bit is set to 1 . In other words, if the TRS<TRSn $>$ and $<$ CDRn $>$ bits are set to 1 for mailbox $n$, a transmission request for the mailbox is temporarily held and a message is not transmitted unless transmission has already been started. Once the $\angle C D R n>$ bit is cleared, mailbox $n$ is again subject to internal arbitration.

The function of the <CDRn> bit is valid when updating data fields in a transmission mailbox for which automatic response to a remote frame is enabled ( $\mathrm{MBnMI} 0 \mathrm{H}<\mathrm{RFH}>=1$ ). Using the automatic response function may result in a data field being updated during transmission because data transmission is started in response to a remote frame (in that case, updated data is output from an intermediate point during transmission). To prevent such an update to data field, the $<\mathrm{CDR} \boldsymbol{\mathrm { D }}>$ bit can be set to 1 to temporarily hold data transmission.
(3) Reception control registers

The ID of a received message is compared with the ID of a mailbox specified as a receive mailbox. The comparison of IDs depends on the values of the global/local receive mask enable bits ( $\mathrm{MBnMI} 0 \mathrm{H}<\mathrm{GAME}>/<\mathrm{LAME}>$ ) in the mailbox and the data stored in the global/local receive mask registers (GAM/LAM).

If a match is detected, the received ID, control bits and data bytes are written to the matched mailbox. At this time, the corresponding received message pending bit ( $\mathrm{RMP}<\mathrm{RMPn}>$ ) is set to 1 and a reception completion interrupt (INTCR) occurs if it is enabled. Once a match is detected, IDs are not compared subsequently.

If a match is not detected, the message is rejected with the mailbox left intact.

## Receive-only mailbox

If the ID of the received message does not match any of the IDs of mailboxes 0 to 14, it is then compared with the ID of receive-only mailbox 15 . If a match is detected, the contents of the received message are storedinto mailbox 15 .

Received message pending register (RMP)
Received Message Pending Register Low

| RMPL | - | 7 | 6 | 5 ( | 4 | 3 | (172 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (030CH) | bit Symbol | RMP7 | RMP6 | RMP5 | RMP4 | RMP3 | [ RMP2 | RMP1 | RMP0 |
| Read-modifywrite not allowed | Read/Write | R/C |  |  |  |  |  |  |  |
|  | After reset | 0 |  | $0>1$ |  | 0 | 0 | 0 | 0 |
|  | Received Message Pending Register High |  |  |  |  |  |  |  |  |

RMPH
(O30DH)
Read-
modifywrite not allowed

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | RMP15 | RMP14 | RMP13 | RMP12 | RMP11 | RMP10 | RMP9 | RMP8 |
| Read/Write |  | $(/) \sim$ R/C |  |  |  |  |  |  |
| After reset | 0 | $\bigcirc$ |  | 170 | 0 | 0 | 0 | 0 |

Figure 3.12.16 Received Message Pending Register

Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively.
The <RMPn> bit is set to 1 once a message has been received and its contents stored in mailbox $n$.

After reading the received data, write a 1 to the $\mathrm{RMP}<\mathrm{RMPn}>$ bit to clear the bit. If the mailbox receives a next message with the $\mathrm{RMP}<\mathrm{RMPn}>$ bit still set to 1 , the corresponding $<$ RMLn> bit in the received message lost register (RML) is set to 1 . In such a case, the data stored in mailbox nis overwritten with new data. A global interrupt (received message lost), INTCG, also occurs if a received message lost interrupt has been enabled by setting the GIM $<$ RMLIF $>$ bit to 1 .

The $<\mathrm{RMPn}>$ bit is set to 1 by the internal logic and cleared to 0 when the CPU writes a 1 to the $<\mathrm{RMPn}>$ bit. A write of 0 to the $<\mathrm{RMPn}>$ bit by the CPU is invalid.

## Received message lost register (RML)

| $\begin{gathered} \text { RMLL } \\ (030 E H) \end{gathered}$ | Received Message Lost Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\bigcirc$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | RML7 | RML6 | RML5 | RML4 | RML3 | RML2 | RML1 | RMLO |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| $\begin{aligned} & \text { RMLH } \\ & \text { (030FH) } \end{aligned}$ | Received Message Lost Register High |  |  |  |  |  |  |  |  |
|  |  | 15 | 14 | 13 | 12 | 11. | (10) | 9 | 8 |
|  | bit Symbol | RML15 | RML14 | RML13 | RML12 | RML11 | RML10 | RML9 | RML8 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | $\bigcirc$ | 0 | 0 |

Figure 3.12.17 Received Message Lost Register

Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively.
If a mailbox for which the $R M P<R M P \cap>$ bit is set to 1 receives a next message, the mailbox is overwritten with the new data and the $<$ RMLn $>$ bit set to 1 .

The $<$ RMLn $>$ bit is set to 1 by the internal logic. It is cleared to 0 by the internal logic when the CPU writes a 1 to the RMP $<$ RMPn $>$ bit. A write of 1 or 0 to the $<R M L n>$ bit by the CPU is invalid.

Table 3.12.2 Operation when Message is Received
Unmatched
(4) Remote frame control registers

When a remote frame is received, it is compared with the IDs of all mailboxes. The comparison of IDs depends on the values of the global/local receive mask enable bits (MBnMIOL $<$ GAME $>/<\mathrm{LAME}>$ ) in the mailbox and the data stored in the global/local receive mask registers (GAM/LAM).

If it matches the ID of transmit mailbox $n$ for which the $\mathrm{MBnMI} 0 \mathrm{H}<\mathrm{RFH}>$ bit is set to 1 , the $\mathrm{TRS}<\mathrm{TRSn}>$ bit is set to 1 to transmit a message in response to the remote message. A transmit mailbox with the $\mathrm{MBnMI} 0 \mathrm{H}<\mathrm{RFH}>$ bit set to 0 does not response to the remote frame even if it has the matched ID.

If the ID matches that of a receive mailbox, the remote frame is handled as a data frame and the RMP $<\mathrm{RMPn}>$ and $\mathrm{RFP}<\mathrm{RFPn}>$ bits are set to 1 .

Once a match is detected, subsequent IDs are not compared.

Table 3.12.3 Operation when Remote Frane is Received

| ID | Mailbox | <RFH> bit | Handling of Remote Frame |
| :---: | :---: | :---: | :---: |
| Matched | Transmit | 0 | Not responded to. |
|  |  | 1 | Responded to. (<TRS> bit is set) *Note |
|  | Receive | 1/0 | Not responded to. Processed as data frame. (<RMP> and <RFP> bits are set.) |
| Unmatched | Transmit/Receive | 1/0 | Notresponded to. |

Note: If the ID matches that of a mailbox with MBNMMOL<GAME $>=1$, the YD of the mailbox is overwritten with the remote frame ID and automatic response is performed with that ID. Therefore, a response may be made to more than one ID for a single mailbox.

Remote frame pending register (RFP)
Remote Frame Pending Register Low
RFPL
(032CH)

|  | $\bigcirc$ | 6) | 5 |  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | RFP7 7 | RFP6 | RFFP5 | FP4 | RFP3 | RFP2 | RFP1 | RFP0 |
| Read/Write | $\sim$ R |  |  |  |  |  |  |  |
| After reset | Q | 0 | , | 0 | 0 | 0 | 0 | 0 |


| Remote Frame Rending Register High |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RFPH | - | $\bigcirc_{15}$ | 14 ( | 13 | 12 | 11 | 10 | 9 | 8 |
| (032DH) | bit Symbol | RFP15 | RFP14 | RFP13 | RFP12 | RFP11 | RFP10 | RFP9 | RFP8 |
|  | Read/Write | ค R |  |  |  |  |  |  |  |
|  | After reset | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.12.18 Remote Frame Control Register

If mailbox n that is set as a receive mailbox receives a remote frame, the $<\mathrm{RFPn}>$ and $\mathrm{RMP}<\mathrm{RMPn}>$ bits are set to 1 . The $<\mathrm{RFPn}>$ bit is cleared to 0 when the CPU writes a 1 to the $<\mathrm{RMPn}>$ bit. A write of 0 is invalid. The $<\mathrm{RFPn}>$ bit is also cleared to 0 if mailbox $n$ that has received a remote frame receives a data frame and is overwritten.
(5) Receive filter registers

The global receive mask registers, GAM0 and GAM1, are used to filter messages when the $\mathrm{MBnMI} 0 \mathrm{H}<\mathrm{GAME}>$ bit is set to 1 for mailboxes 0 to 14 . The received message is stored into the first mailbox with its ID matched. Only if the ID does not match any of mailboxes 0 to 14, the received message is compared with receive-only mailbox 15. The local receive mask registers, LAM0 and LAM1, are used to filter messages when the MBnMI0H <LAME> bit is set to 1 for mailbox 15 .


Figure 3.12.19 Acceptance Filter


## Local receive mask registers (LAM0 and LAM1)



Figure 3.12.20 Local Receive Mask Register
The LAM0 and LAM1 registers are ony used to filter messages for mailbox 15. These registers ahow the user to locally mask any ID bits of a received message for mailbox 15. A received message is first checked with mailboxes 0 to 14 for a match before compared with mailbox 15 .

If the <LAMn $\Rightarrow$ bit is set t 0 , a message is received only when the corresponding bit of the received message ID matches the corresponding bit of the mailbox ID. If the <LAMn> bit is set to 1 , a message is received regardless of whether the corresponding bit of the received message ID is 0 or 1 . The GAM0 and GAM1 register do not affect mailbox 15.
For the extended format, the MBnMIOH <IDE $>$ bit and all 29 bits of the ID are compared. For the standayd format, the MBnMIOH $<$ IDE $>$ bit and the first 11 bits of the ID ( $<$ ID28 $>$ to <ID18>) are compared.
The <LAMI> bit (local receive mask ID extension bit) is a mask bit for the MB15MI0H <IDE> bit for mailbox 15 .

If the <LAMI> bit is set to 0 , messages in either the standard or extended format is received depending on the MB15MI0H <IDE> bit for mailbox 15 .

If the <LAMI> bit is set to 1 , messages in the standard and extended formats are received regardless of the value of the MB15MI0H <IDE> bit for mailbox 15 . For messages in the extended format, all 29 bits of the mailbox ID and all 29 mask bits in the LAM register are used for filtering. For messages in the standard format, only the first 11 bits of the mailbox ID (<ID28> to <ID18>) and the first 11 bits in the LAM register (<LAM28> to <LAM18>) are used.

The LAM0 and LAM1 registers can only be set during initialization and should not be modified during operation. If their settings are modified during reception, modified receive mask information becomes valid for message ID comparison halfway through the reception.

## Global receive mask registers (GAM0 and GAM1)

Global Receive Mask Register 0 Low
GAMOL
$\left.\begin{array}{|c|c|c|c:c:c:c:c|c|}\hline & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0 \\ \hline \text { bit Symbol } & \text { GAM23 } & \text { GAM22 } & \text { GAM21 } & \text { GAM20 } & \text { GAM19 } & \text { GAM18 } & \text { GAM17 } & \text { GAM16 } \\ \hline \text { Read/Write } & & & & 0 & 0 & 0 & 0 & 0\end{array}\right)$

Global Receive Mask Register 0 High
GAMOH
(0315H)

|  | 15 | 14 | 13 | 12 | $\sqrt{11}$ | 10 |  | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | GAMI |  |  | GAM28 | GAM27 | GAM26 | GAM25 | GAM24 |
| Read/Write | R/W |  |  | $\bigcirc \mathrm{R} / \mathrm{W}$ |  |  |  |  |
| After reset | 0 |  |  | 0 | 0 | $\bigcirc$ | ${ }_{0}$ | 0 |

Global Receive Mask Register 1 Low
GAM1L
(0316H)


Global Receive Mask Register 1 High
GAM1H
(0317H)

|  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | GAM15 | GAM14 | GAM13 | GAM12 | GAM11 | GAM10 | GAM9 | GAM8 |
| Read/Write |  |  |  |  |  |  |  |  |
| After reset | 0 2/0 |  | 0 | So 0 |  | 0 | 0 | 0 |

Figure 3.12.21 Global Receive Mask Register
The GAM0 and GAM1 registers are used to filter messages for mailboxes 0 to 14 .
The GAM0 and GAM1 registers are used for received messages when the MBnMI0H $<G A M E>$ bit is set to 1 for mailboxes 0 to 14 . The received message is stored only into the first mailbox with its ID matched.

If the MBnMIOH <GAMn> bit is set to 0 , a message is received only when the corresponding bit of the received message ID matches the corresponding bit of the mailbox ID. If the MBnMYOH <GAMn> bit is set to 1, a message is received regardless of whether the corresponding bit of the received message ID is 0 or 1 .

For the extended format, the MBnMIOH $<$ IDE $>$ bit and all 29 bits of the ID are compared. For the standard format, the MBnMIOH $<$ IDE $>$ bit and the first 11 bits of the ID ( $<$ ID28 $>$ to $<$ ID18>) are compared.

The <GAMI> bit (global receive mask ID extension bit) is a mask bit for the MBnMIOH <IDE> bit for mailboxes 0 to 14 .

If the $<$ GAMI $>$ bit is set to 0 , messages in either the standard or extended format is received depending on the MBnMIOH <IDE> bit for mailboxes 0 to 14 .

If the <GAMI> bit is set to 1 , messages in the standard and extended formats are received regardless of the value of the $\mathrm{MBnMIOH}<\mathrm{IDE}>$ bit for mailboxes 0 to 14 . For
messages in the extended format, all 29 bits of the mailbox ID and all 29 mask bits in the GAM register are used for filtering. For messages in the standard format, only the first 11 bits of the mailbox ID (<ID28> to <ID18>) and the first 11 bits in the GAM register (<GAM28> to <GAM18>) are used.

The GAM0 and GAM1 registers can only be set during initialization and should not be modified during operation. If their settings are modified during reception, modified receive mask information becomes valid for message ID comparison halfway through the reception.
(6) Control registers

Master control register (MCR)
Master Control Register Low

| $\begin{gathered} \text { MCRL } \\ (0318 \mathrm{H}) \end{gathered}$ | - | 7 | 6 | 5 | 4 | 3 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | bit Symbol | CCR | SMR | HMR | WUBA | MT | TSCC | SRES |
|  | Read/Write | R/W |  |  |  |  | - |  |
|  | After reset | 1 | 0 | 0 |  | 10 | 0 | 0 |
| $\begin{aligned} & \text { MCRH } \\ & (0319 H) \end{aligned}$ | Master Control Register High |  |  |  |  |  |  |  |
|  |  | 15 | 14 | 13 | 12 | 11 | 9 | 8 |
|  | bit Symbol |  |  |  |  |  | TSTLB | TSTERR |
|  | Read/Write |  |  |  |  |  |  |  |
|  | After reset |  |  |  | $\checkmark$ |  | 0 | 0 |

Figure 3.12.22 Master Control Register

## TSTLB: Test loopback



0: Cancels test loopback mode. (Normal operation)
1: Requests test loopback mode.
This mode supports stand-alone operation.
TSTERR: Test error
0: Cancels test error mode. (Normal operation)
1: Requests test error mode.
This mode enables a write to the error counter register (CEC).
CCR: Change configuration request
0 : Cancels configuration mode. (Normal operation)
1: Requests configuration mode.
This mode enables a write to the bit configuration registers (BCR1 and BCR2).
SMR: Sleep mode request
0: Releases sleep mode. (Normal operation)

1. Requests sleep mode.
lo this mode, the CAN controller clock is stopped and the error counter and transmit requests are reset.

HMR: Halt mode request
0 : Releases halt mode. (Normal operation)
1: Requests halt mode.
In this mode, the CAN controller does not transmit or receive messages. It only transmits error flags and acknowledge flags.

WUBA: Wakeup on bus activity
0 : Wakes up only with write access to the MCR register.
1: Wakes up either upon the detection of a bus active state or with write access to the MCR register.
MTOS: Mailbox transmission order select
0: Transmits messages in ascending order of the mailbox number.
1: Transmits messages in the order of the message ID priority.
TSCC: Timestamp counter clear
0: Invalid
1: Clears the timestamp counter to 0.
Note 1: This bit is write-only. When read, it always returns 0.
Note 2: The timestamp counter is also cleared with a write to the TSP register or a write of 0 to the timestamp counter (TSC).

## SRES: Software reset

0 : Invalid
1: Applies a software reset to the CAN controller. It initializes all the registers.
Note 1: This bit is write-only. When read, it always returns 0.

Bit configuration register 1 (BCR1)
Bit Configuration Register 1 Low

| BCR1L |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (031CH) | bit Symbol | BRP7 | BRP6 | BRP5 | BRP4 | BRP3 | BRP2 | BRP1 | BRP0 |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 - | 0 | 0 | 0 | 0 |

[BRP7:0](BRP7:0) specify the value of the baud rate prescaler. A value of 0 to 255 can be set.

$$
\text { Bit Configuration Register } 1 \text { High }
$$

| BCR1H |  | 15 | 14 | $\triangle 13$ | ( $/ 12$ | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (031DH) | bit Symbol | - |  |  |  |  |  |  |  |
|  | Read/Write |  | $\bigcirc$ |  | $\bigcirc$ |  |  |  |  |
|  | After reset | $\checkmark$ |  |  | , |  |  |  |  |

Figure 3.12.23 Bit Configuration Register 1


## Bit configuration register 2 (BCR2)



Bit Configuration Register 2 High


Figure 3.12.24 Bit Configuration Register 2
The bit length is determined from the parameters in BCR2L<TSEG1n>, <TSEG2n>, and $\mathrm{BCR} 1 \mathrm{~L}<\mathrm{BRPn}>$. All CAN controllers on the CAN bus must operate at the same baud rate. If the operating frequency differs between CAN controllers, adjust the baud rate using the above parameters. The bit timing circuit provides requested bit timings by converting parameters appropriately. The BCR1 and BCR2 registers contain data related to bit timings.


Figure 3.12.25 Bit Timing

The value of TSCL is obtained from the following expression:
$\mathrm{TSCL}=(\langle\mathrm{BRP7}: 0\rangle+1) / \mathrm{f}_{\mathrm{I}}$
(where fio is a clock obtained by halving an external clock)
$\mathrm{f}_{\mathrm{IO}}$ is the input clock for the CAN controller.
The single-bit length is determined from the following expression:
Single-bit length $=$ SYNCSEG + TSEG $1+$ TSEG2
The single-bit length should be set so that it is greater than or equal to $10 / \mathrm{fio}$.
The length of the synchronization segment (SYNCSEG is always $1 \times$ TSCL.
For TSEG1, specify a value of TSEG2 or greater.
TSEG1 $\geq$ TSEG2
The baud rate is obtained from the following expression:

$$
\text { Baud rate }=\text { fio } \div[(<\text { BRP } 7: 0>+1) \times((<\text { TSEG13:10 }>+1)+(<\text { TSEG } 22: 20>+1)+1)]
$$

IPT (information processing time) is a time segment starting from the sample point and represents the time required to process a bitread.
$\mathrm{IPT}=3 / \mathrm{fIO}$
SJW indicates the TSCL time by which the bit length can be increased or reduced during resynchronization. Timing is always synchronized on the rising edge of a signal on the bus. For SJW, specify a value of TSEG2 or less.

$$
\text { SJW } \leq \text { TSEG2 }
$$

Setting the <SAM> bit enables multisampling on the bus according to the bit timing. The level is determined based on majority rule from three sampled values. If $<\mathrm{BRP7}: 0><4$, three samples cannot be used.
If $<$ BRP7:0> < 4, Only a single sampling is performed regardless of the <SAM> bit setting.
The following restrictions are imposed on the baud rate prescaler:

Table 3.12.4 Baud Rate Prescaler

| $<B R P 7: 0>$ | TSCL length <br> (CAN clock cycles $\left.: \mathrm{f}_{\mathrm{IO}}\right)$ | IPT length <br> (CAN clock cycles $\left.: \mathrm{f}_{\mathrm{IO}}\right)$ | TSEG2 minimum length <br> $(T S C L)$ |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 3 | 3 |
| 1 | 2 | 3 | 2 |
| $>1$ | $<B R P 7: 0>+1$ | 3 | 2 |

Example1: Setting a baud rate of 1 Mbps (1-bit length $=1 \mu \mathrm{~s}$ )
CAN clock frequency: $\mathrm{fIO}_{\mathrm{IO}}=10 \mathrm{MHz}$
Baud rate prescaler: BCR1L[BRP7:0](BRP7:0) $=00 \mathrm{H}$
Since TSCL $=0.1 \mu \mathrm{~s}$, the single-bit length for data transmission should be programmed with $10 \times$ TSCL. The following shows example parameter settings for that purpose. Program TSEG1 + TSEG2 $=9 \times$ TSCL because SYNCSEG $=1 \times$ TSCL .

BCR2L[TSEG13:10](TSEG13:10) $=0100 \mathrm{~B}(5 \times \mathrm{TSCL})$
BCR2L[TSEG22:20](TSEG22:20) $=011$ B $(4 \times$ TSCL $)$
Multisampling on the bus cannot be used because $\angle \mathrm{BRP} 7: 0=00 \mathrm{H}$, which is less than 4 . Therefore, set the <SAM> bit to 0 .

SJW cannot be set to a value greater than TSEG2. In this case, however, SJW can be set to the maximum value.

BCR2H[SJW1:0](SJW1:0) = 11B ( $4 \times \mathrm{TSCL})$

Example2: Setting a baud rate of 500 kbps (1-bitlength $=2 \mu \mathrm{~s})\rangle$
Sample point: $80 \%$
CAN clock frequency: $\mathrm{fIO}=10 \mathrm{MHz}$
(a) When BCR1L[BRP7:0](BRP7:0) $=00 \mathrm{H}$

$$
\mathrm{TSCL}=(\langle\mathrm{BRP} 7: 0>+1) / \mathrm{f} \Theta=1 \gamma 10 \mathrm{MHz}=0.1 \mu \mathrm{~s}
$$

Therefore, the single-bit length for data transmission should be programmed with $20 \times$ TSCL. To set the sample point to $80 \%$ :

$$
\text { TSEG2 }=(20 \times \mathrm{TSCL}) \times 0.2=4 \times \mathrm{TSCL}
$$

Therefore, the BCR2६register bits are set as follows:

$$
\begin{aligned}
& \text { BCR2L<TSEG13:10 }=1110 \mathrm{~B}(15 \times \mathrm{TSCL}) \\
& \text { BCR2L<TSEG22:20> }=011 \mathrm{~B}(4 \times \text { TSCL })
\end{aligned}
$$

(b) When BCR1L $<$ BRP7:0> $=01 \mathrm{H}$

$$
\operatorname{TSCL}=(<\mathrm{BRP} 7: 0>+1) / \mathrm{fIO}=2 \times 10 \mathrm{MHz}=0.2 \mu \mathrm{~s}
$$

Therefore, the single-bit length for data transmission should be programmed with $10 \times$ TSCL. To set the sample point to $80 \%$ :

$$
\text { TSEG2 }=(10 \times \mathrm{TSCL}) \times 0.2=2 \times \mathrm{TSCL}
$$

Therefore, the BCR2L register bits are set as follows:
BCR2L[TSEG13:10](TSEG13:10) = 0110B ( $7 \times$ TSCL $)$
BCR2L[TSEG22:20](TSEG22:20) $=001 \mathrm{~B}(2 \times \mathrm{TSCL})$
Example3: Setting a baud rate of 500 kbps (1-bit length $=2 \mu \mathrm{~s}$ )
Sample point: $85 \%$
CAN clock frequency: $\mathrm{fIO}=10 \mathrm{MHz}$
(a) When BCR1L[BRP7:0](BRP7:0) $=00 \mathrm{H}$

$$
\mathrm{TSCL}=(<\mathrm{BRP} 7: 0>+1) / \mathrm{f} \mathrm{IO}=1 / 10 \mathrm{MHz}=0.1 \mu \mathrm{~s}
$$

Therefore, the single-bit length for data transmission should be programmed with $20 \times$ TSCL. To set the sample point to $85 \%$ :

$$
\text { TSEG2 }=(20 \times \mathrm{TSCL}) \times 0.15=3 \times \mathrm{TSCL}
$$

Therefore, the BCR2L register bits are set as follows:

$$
\begin{aligned}
& \text { BCR2L<TSEG13:10> }=1111 \text { B }(16 \times \text { TSCL }) \\
& \text { BCR2L<TSEG22:20> }=010 B(3 \times \text { TSCL })
\end{aligned}
$$

## Timestamp function

The CAN controller has a 16 -bit free-running timestamp counter, TSC, to determine the time at which a message was transmitted or received. Upon the completion of storing a received message or transmitting a message, the value of the TSO is written to the timestamp value, TSV, for the corresponding mailbox.

The bit clock on the CAN bus line is supplied through the prescaler to the TSC. The TSC is stopped in configuration mode or sleep mode. Upon reset, the TSC is cleared to 0 by a write to the timestamp counter prescaler register, TSP The CPU can read and write to the TSC in configuration mode or normal operation mode.

Timestamp counter register (TSC)
Time Stamp Counter Register Low

| TSCL |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0332H) | bit Symbol | TSC7 | TSC6 | TSC5 | 1 TSC4 | TSC3 | TSC2 | TSC1 | TSC0 |
| Read-modifywrite not allowed | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | \% | 0 | 0 |
|  | Time Stamp Counter Register High |  |  |  |  |  |  |  |  |
| TSCH |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| (0333H) | bit Symbol | TSC15 | TSC14 | TSC13 | TSC12 | TSC11 | TSC10 | TSC9 | TSC8 |
| Read- | Read/Write | ( R/W |  |  |  |  |  |  |  |
| modify- | After reset | 0 |  | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.12.26 Timestamp Counter Register
A TSC overflow can be detected using the <TSO> flag in the GSR register and the $<$ TSOIF $>$ flag in the GIF register. Both flags are cleared to 0 by a write of a 1 to the <TSOIF> flag in the GIF register.
A 4 -bit prescaler is provided for the TSC. The value to be reloaded to the prescaler is specified with the timestamp counter prescaler register, TSP. Upon a reset, the TSP is cleared to 0 and the prescaler is also loaded with 0 . The following shows the count-up period, TTSC, for the TSC:

(where TBIT is a bit period)

Timestamp counter prescaler register (TSP)

| $\begin{gathered} \text { TSPL } \\ (0330 \mathrm{H}) \end{gathered}$ | Time Stamp Counter Prescaler Register Low |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | - | - | - | - | TSP3 | TSP2 | TSP1 | TSP0 |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset |  |  |  |  | 0 |  | 0 | 0 |
| $\begin{gathered} \text { TSPH } \\ (0331 \mathrm{H}) \end{gathered}$ | Time Stamp Counter Prescaler Register High |  |  |  |  |  |  |  |  |
|  |  | 15 | 14 | 13 | 12 | 11. | (10) | 9 | 8 |
|  | bit Symbol |  |  |  |  |  | $\cdots$ |  |  |
|  | Read/Write |  |  |  |  |  |  |  |  |
|  | After reset |  |  |  |  |  | J) |  |  |

Figure 3.12.27 Timestamp Counter Register
A hold register is implemented to prevent the value of the/TSC from varying during a mailbox write cycle. When a message hasbeen transmitted or received successfully, the value of the TSC is copied to the hold register, from which it is written to the mailbox. Reception is successful for the receiver if the message does not eontain an error except for the last end-of-frame bit. Transmission is successful for the transmitter if the message does not contain an error including the last end-of-frame bit.


Figure 3.12.28 Time Stamp Counter
The timestamp counter register (TSC) and timestamp hold register are cleared under the following conditions:

- Upon a reset (hardware/software)
- When the device enters configuration mode
- When the device enters sleep mode
- When write access is performed to the TSP register
(7) Status registers


## Global status register (GSR)

| Global Status Register Low |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { GSRL } \\ & \text { (031AH) } \end{aligned}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | bit Symbol | CCE | SMA | HMA |  | TSO | BO | EP | EW |
|  | Read/Write | R |  |  |  | (R) N |  |  |  |
|  | After reset | 1 | 0 | 0 |  | 0 | 0 | 0 | 0 |
| Global Status Register High |  |  |  |  |  |  |  |  |  |
| GSRH |  | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| (031BH) | bit Symbol | MsglnSlot<3:0> |  |  |  | RM |  |  |  |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After reset | 1 | 1 | 1 | 1 | Q | 0 | , | N |

Figure 3.12.29 Global Status Register
If mailbox $n$ that is set as a receive mailbox receives a remote frame, the $<\mathrm{RFPn}>$ and RMP $<$ RMPn $>$ bits are set to 1 . The $<$ RFPn $>$ bit is cleared to 0 when the CPU writes a 1 to the $<\mathrm{RMPn}>$ bit. A write of 0 is invalid. The $<\mathrm{RFPn}>$ bit is also cleared to 0 if mailbox $n$ that has received a remote frame receives a data frame and is overwritten.

## MsgInSlot: Message in slot

Indicates the message contained in the transmit buffer.
0000: Message from mailbox 0
0001: Message from mailbox 1
1110: Message from mailbox 14
1111: No message contained in the transmit buffer
RM: Receive mode
0 : The CAN controller is not receiving a message.
1: The CAN controller is receiving a message.
TM: Transmit mode
0 : The CAN controller is not transmitting a message.
1: The CÂN controller is transmitting a message.
CCE: Change configuration enable
Q: The CAN controller is not placed in configuration mode. (Normal operation)
1: The CAN controller is placed in configuration mode.
SMA: Sleep mode acknowledge
0 : The CAN controller is not placed in sleep mode. (Normal operation)
1: The CAN controller is placed in sleep mode.
HMA: Halt mode acknowledge
0: The CAN controller is not placed in halt mode. (Normal operation)
1: The CAN controller is placed in halt mode.

TSO: Timestamp overflow flag
0 : The timestamp counter has not overflowed.
1: The timestamp counter has overflowed at least once after this bit was cleared to 0. To clear the bit to 0 , clear the <TSOIF> bit in the GIF register to 0 .

BO: Bus-off status
0 : Bus-on state (Normal operation)
1: Bus-off state
The CAN controller enters the bus-off state if the transmit error counter (TEC) reaches a limit of 256 due to abnormally frequent occurrence of errors on the CAN bus. In the bus-off state, messages cannot be transmitted or received. The error counter is yndefined in that state. A bus-off recovery sequence causes the CAN controller to enter the bus-on state automatically.

## EP: Error passive status

0 : The CAN controller is placed in error active mode. The values of the transmit error counter (TEC) and receive error counter (REC) are both less than 128.

1: The CAN controller is placed in error passive mode. It indicates that either or both of the transmit error counter (TEC) and receive errorcounter (REC) have reached 128, which indicates the error passive limit.

## EW: Warning status

0 : The values of the transmit error counter (JEC) and receive error counter (REC) are both less than or equal to 96.
1: It indicates that either or both of the transmit error counter (TEC) and receive error counter (REC) have exceeded 96 , which indicates a warning level.

CAN error counter register (CEC)
CAN Error Counter Register Low

| $\begin{aligned} & \text { CECL } \\ & \text { (032EH) } \end{aligned}$ | - | 7 | 6 | ) 5 | $4$ |  | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read-modifywrite not allowed | bit Symbol | REC7 | 7REC6 | REC5 | REC4 | REC3 | REC2 | REC1 | RECO |
|  | Read/Write | R/W |  |  |  |  |  |  |  |
|  | After reset | $0)$ | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
|  | CAN Error Counter Register High |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { CECH } \\ & \text { (032FH) } \end{aligned}$ |  | 15 | 14 | $13$ | 12 | 11 | 10 | 9 | 8 |
| Read-modifywrite not allowed | bit Symbol | TEC7 | TEC6 ${ }^{\text {¢ }}$ | TEC5 | TEC4 | TEC3 | TEC2 | TEC1 | TECO |
|  | Read/Write | N(R/W |  |  |  |  |  |  |  |
|  | Atter reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Figure 3.12.30 CAN Error Counter Register

The CAN controller has two error counters, the receive error counter (REC) and transmit error counter (TEC). The CPU can read the values of both error counters. Error counters can only be written in test error mode (when the <TSTERR> bit in the MCR register is set to 1 ). When writing to the CEC register, writing a value to the lower eight bits (CECL) causes the same value to be also written to the upper eight bits (CECH). A write to the upper eight bits (CECH) is invalid. Error counters are incremented or decremented according to CAN version 2.0B.

The CAN controller is placed in one of the following three states depending on the values of REC and TEC:
(1) Error active status (if TEC $<128$ and $\mathrm{REC}<128$ )

The CAN controller enters this state upon a reset release. In this state, it transmits an active error flag if it detects an error.
(2) Error passive status (if TEC $\geq 128$ or REC $=128$ )

In this state, the CAN controller transmits a passive error flag if it detects an error.
(3) Bus-off state (if TEC $\geq 256$ )

In this state, the CAN controller cannot transmit or receive messages.

The value of REC does not exceed the error passive limit (128). When REC $=128$, a successful reception of another message causes the REC to be set back to aralue of between 119 and 127. When the CAN controller enters the bus-off state, both of the count values become undefined.

Once placed in the bus-off state, the CAN controller automatically returns to the error active state if it detects a sequence of eleven recessive bits 128 times.

Both error counters are cleared to 0 when the CAN controler enters configuration mode. For details, see "3.12.4(1) Configuration mode."
(8) Interrupt control registers

The CAN controller supports the following interrupt sources:

- Transmit interrupt

Occurs upon the completion of message transmission.

- Receive interrupt

Occurs upon the completion of message reception.

- Remote frame receive interrupt

Occurs when a remote frameis received.

- Wakeup interrupt

Occurs upon a wakeup from sleep mode.

- Received message lostinterrupt

Occurs upon the detection of received message lost.
Transmission abort interrupt
Occurs when message transmission is aborted (when a bit in the AA register is set to 1 ).

- Timestamp counter overflow interrupt

Occurs when the timestamp counter overflows.

- Bus-off interrupt

Occurs when the CAN controller enters the bus-off state.

- Error passive interrupt

Occurs when the CAN controller enters the error passive state.

- Warning interrupt

Occurs when either of the two error counters has exceeded 96, reaching a warning level.

These interrupt sources are classified into the following three groups:

- Reception completion interrupt (INTCR)
- Transmission completion interrupt (INTCT) Mailbox interrupts
- Global interrupt (INTCG)

Each interrupt group has a single interrupt output signal assigned. An INTCR interrupt occurs upon the completion of reception. An INTCT interrupt occurs upon the completion of transmission. An INTCG interrupt occurs for anyother reasons.


## Global interrupt

Global interrupt, INTCG is provided by any interrupt reasons except a mailbox transmission completion and a mailbox reception completion. The global interrupt flag register, GIF, is provided for global interrupt. The global interrupt mask register, GIM, is also provided to enable or disable global interrupt.

Global interrupt flag register (GIF)

Global Interrupt Flag Register Low

| $\begin{gathered} \text { GIFL } \\ (0320 \mathrm{H}) \end{gathered}$ | - | 7 | 6 | 5 | 4 |  | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Read-modifywrite not allowed | bit Symbol | RFPF | WUIF | RMLIF | TRMABF | TSOI | EPIF | WLIF |
|  | Read/Write |  |  |  |  |  |  |  |
|  | After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | Global Interrupt Flag Register High |  |  |  |  |  |  |  |
| $\begin{gathered} \text { GIFH } \\ (0321 H) \end{gathered}$ |  | 15 | 14 | 13 | $12$ | $11$ | $9$ | 8 |
| Read-modifywrite not allowed | bit Symbol |  |  |  |  |  |  |  |
|  | Read/Write |  |  |  |  |  |  |  |
|  | After reset |  |  |  |  |  |  |  |

Figure 3.12.31 Global Interrupt Flag Register

Each interrupt flag in the global interrupt flag register (GIF) is set if the corresponding global interrupt condition is satisfied. A global interrupt flag being set to 1 causes a global interrupt pulse, INTCG, to be generated, if the corresponding bit in the interrupt mask register (GIM) is set to 1 (interrupt enabled). If the interrupt condition for the same source is satisfied subsequent1y, a global interrupt pulse (INTCG) is not generated as long as the interrupt flag in the GIF register is set to 1

When global interyupt flag is cleared to 0, if another flag has been set to 1 , new global interrupt pulse (INTCG) is generated.

Each interrupt flag in the GIF register which is set to 1 is cleared to 0 when the CPU writes a 1 to the flag. A write of 0 is invalid.

RFPF: Remote frame pending flag


0: A remote frame has not been received.

1. A remote frame has been received (to a receive mailbox).

The <RFPF> bit is not, however, set to 1 if the ID matches that of a transmit mailbox for which the <RFH> bit is set to 1.

WUIF: Wakeup interrupt flag
0 : The CAN controller is placed in either sleep mode or normal operation mode.
1: The CAN controller has woken up from sleep mode.

RMLIF: Received message lost interrupt flag
0: Received message lost has not occurred.
1: Received message lost has occurred in at least one receive mailbox. At least one bit in the RML register is set to 1.

TRMABF: Transmission abort flag
0 : Transmission abort has not occurred.
1: Transmission abort has occurred. At least one bit in the AA register is set to 1.
TSOIF: Timestamp counter overflow interrupt flag
0: No timestamp counter overflow has occurred since this bit was cleared
1: A timestamp counter overflow has occurred at least once since this bit was cleared.
BOIF: Bus-off interrupt flag
0 : The CAN controller is placed in bus-on mode.
1: The CAN controller is placed in bus-off mode.
EPIF: Error passive interrupt flag
0 : The CAN controller is placed in error active mode.
1: The CAN controller is placed in error passive mode.
WLIF: Warning level interrupt flag
0 : No error counter has reached a warning level.
1: At least one of the error counters has reached a warning level.


Global interrupt mask register (GIM)
Global knterruptMask Register Low


Figure 3.12.32 Global Interrupt Mask Register

The global(interrupt mask register (GIM) enables or disables global interrupts for each interrupt condition in the GIF register. Global interrupts for an interrupt condition are disabled when the corresponding bit in the GIM register is set to 0 and enabled when it is set to 1 . Upon a reset, all bits in the register are cleared to 0 , thus disabling global interrupts.

## Mailbox interrupts

Besides global interrupts, interrupts for mailboxes are provided. They include a mailbox transmission completion interrupt, INTCT, and a mailbox reception completion interrupt, INTCR, which depend on mailbox settings. The mailbox transmit interrupt flag register, MBTIF, is provided for mailbox transmission completion interrupts. The mailbox receive interrupt flag register, MBRIF, is provided for mailbox reception completion interrupts. The mailbox interrupt mask register, MBIM, is also provided to enable or disable each mailbox interrupt.

## Mailbox interrupt mask register (MBIM)

Mailbox Interrupt Mask Register Low
MBIML
(0328H)

|  | 7 | 6 | 5 | 4 | $\sqrt{3}$ | 2 |  | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| bit Symbol | MBIM 7 | MBIM6 | MBIM5 | MBIM4 | MBIM3 | MBIM2 | (MBIM1 | MBIM0 |
| Read/Write | R/W/ $\triangle$ |  |  |  |  |  |  |  |
| After reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Mailbox Interrupt Mask Register High

| MBIMH |  | 15 | 14 | 13 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (0329H) | bit Symbol | MBIM15 | MBIM14 | MBIM13 MBlM12 | MBIM11 | M M ${ }^{\text {a }}$ | MBIM9 | MBIM8 |
|  | Read/Write |  |  | $\bigcirc$ | - | $\bigcirc$ |  |  |
|  | After reset | 0 | 0 | Q ${ }^{\text {a }}$ | 0 | 0 | 0 | 0 |

Figure 3.12.33 Mailbox Interrupt Mask Register
Bits 0 to 15 in the MBIM register corresponds to mailboxes 0 to 15 , respectively.
The MBIM register enables or disables an interrupt for each mailbox.
If the $<$ MBIMn $>$ bit is 0 , an interrupt for the corresponding mailbox is disabled.
If the $<$ MBIMn $>$ bit is 1 , aninterrupt for the corresponding mailbox is enabled.

Mailbox transmit interrupt flag register (MBTIF)


The mailbox transmit interrupt flag register, MBTIF is provided for mailbox transmission completion interrupts. Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively. The MBTIF register does not have bit $15<$ MBTIF15> because mailbox 15 is receive-only. If mailbox $n$ is set as a receive mailbox, the corresponding interrupt flag $<$ MBTIFn> in the MBTIF register is always read as 0 .

When a message in mailbox $n$ has beentransmitted, the $<$ MBTIFn $>$ flag is set to 1 and a mailbox transmission completion interrupt pulse (INFCT) is generated if the corresponding mask bit $<\mathrm{MBIMn}>$ in the MBIM register is set to 1 (interrupt enabled).

If the corresponding mask bit in the MBIM register is set to 0 , the completion of message transmission does not result in the <MBTIF> flag being set or an INTCT interrupt being generated. To determine whether transmission has been completed, it is necessary to read the TA register.

An INTCT interrupt pulse is generated when an interrupt flag in the MBTIF register is set to 1 . If another mailbox transmission completion interrupts condition occurs before that flag is cleared to 0, the corresponding interrupt flag in the MBTIF register is set to 1 but an INTCT interrupt pulse is not generated.

If an interrupt flag in the MBTIF register is cleared to 0 with another interrupt flag still setto 1 , an INTCT interrupt pulse is generated.

An interrupt flag in the $\widehat{M B T I F}$ register is cleared to 0 when the CPU writes a 1 to the flag. A write of 0 is invalid

Mailbox receive interrupt flag register (MBRIF)


Figure 3.12.35 Mailbox Receive Interrupt Flag Register

The mailbox receive interrupt flag register, MBRIF, is provided for mailbox reception completion interrupts. Bits 0 to 15 in this register corresponds to mailboxes 0 to 15 , respectively. If mailbox $n$ is set as a transmit mailbox, the corresponding interrupt flag $<$ MBRIFn> in the MBRIF register is Qlways read as 0 .

When a message for mailbox $n$ has beenreceived, the $<$ MBRIFn $>$ flag is set to 1 and a mailbox reception completion interrupt pulse (INTCR) is generated if the corresponding mask bit <MBIMn> in the MBIM register is set to 1 (interrupt enabled).

If the corresponding mask bit in the MBIM register is set to 0 , the completion of message reception does not result in the <MBRIF> flag being set or an INTCR interrupt being generated. To determine whether reception has been completed, it is necessary to read the RMP register.

An INTCR interrupt pulse is generated when an interrupt flag in the MBRIF register is set to 1 . If another mailbox reception completion interrupts condition occurs before that flag is cleared to 0 , the corresponding interrupt flag in the MBRIF register is set to 1 but an INTCR interyupt pulse is not generated.

If an interrupt flag in the MBRIF register is cleared to 0 with another interrupt flag still set to 1 , an INTCR interrupt pulse is generated.

An interrupt flag in the MBRIF register is cleared to 0 when the CPU writes a 1 to the flag. A write of 0 is invalid.

### 3.12.4 Description of operating modes

(1) Configuration mode

The CAN controller requires initialization (by setting the bit configuration registers, BCR1 and BCR2) before it can start operation. The BCR1 and BCR2 registers can be written in configuration mode only. Upon a reset, the CAN controller enters configuration mode if the <CCR> bit in the MCR register and the <CCE> bit in the GSR register are set to 1 . Writing a 0 to the MCRL<CCR> bit places the controller in normal operation mode. When the CAN controller exits from configuration mode, the GSRL <CCE> bit is set to 0 and a power-up sequence starts. In the power-up sequence, the CAN controller detects a sequence of eleven recessive bits on the CAN bus. It then enters the bus-on state and is ready to start operation.
Writing a 1 to the MCRL<CCR> bit causes the CAN controller to exit from normal operation mode and enter configuration mode When it enters configuration mode, the GSRL $<\mathrm{CCE}>$ bit is set to 1 .
Figure 3.12.36 shows a CAN initialization flowchart.
In configuration mode, the error counter (CEC), timestamp counter (TSC), and timestamp hold register are cleared


Figure 3.12.36 Flowchart of CAN Initialization
(2) Sleep mode

Writing a 1 to the $<$ SMR $>$ bit in the MCR register request a transition to sleep mode. When the CAN controller enters sleep mode, the <SMA> bit in the GSR register is set to 1 .

In sleep mode, the clock for the CAN controller is stopped and only the wakeup circuit is active. The GSR register returns a value of FO 40 H when it is read. It indicates that the transmit buffer contains no message and that sleep mode is active with the GSRL<SMA> bit set to 1 . All other registers are read as 0000 H . Write access is disabled for all registers other than MCR.

If the CAN controller detects write access to the MCR register or detects a bus active state on the CAN bus when the $<W U B A>$ bit in the $M C R$ register is set to 1 , it releases sleep mode (wakes up) and starts a power-up sequence. It waits until a sequence of eleven recessive bits are detected on the RX input pin and then enters a bus active state. The first message that has triggered a transition to a bus active state cannot be received.

In sleep mode, the CAN error counter and all transmit request set (TRS<TRSn $>$ ) bits and transmission request reset ( $\mathrm{TRR}<\mathrm{TRRn}>$ ) bits are cleared to 0 . When the CAN controller exits from sleep mode, the $<$ SMR $>$ bit in the MCR register and the $<$ SMA $>$ bit in the GSR register are cleared to 0.

If sleep mode is requested ( $\mathrm{MCR}<\mathrm{SMR}>=1$ ) when the CAN controller is transmitting a message, it enters the sleep mode after either condition as follows:

- The CAN controller completes the transmission successfully.
- After arbitration lost, the CAN controller completes the reception of a message successfully.
- After arbitration lost, the CAN controller detects an error on the CAN bus during the reception of a message.
(3) Halt mode


Writing a 1 to the $<\mathrm{HMR}>$ bit in the MCR register request a transition to halt mode. When the CAN controller enters halt mode, the <HMA> bit in the GSR register is set to 1 . In halt mode, the GAN controller transmits or receives no messages but it is still active on the CAN bus and can transmit error flags and acknowledge signals. Resetting the $\mathrm{MCR}<\mathrm{HMR}>$ bit to 0 causes the CAN controller to exit from halt mode.

If halt mode is requested ( $\mathrm{MCR}<\mathrm{HMR}>=1$ ) when the CAN controller is transmitting
a message, it enters the halt mode after either condition as follows:

- The CAN controller completes the transmission successfully.
- The CAN controller detects arbitration lost.
(4) Test loopback mode

In this mode, the CAN controller receives a message it has transmitted and also generates acknowledge signals. This mode requires only connection to the RX and TX pins and no other CAN devices. The CAN controller transmits a message from one mailbox and receives it to another mailbox. Mailbox settings are the same as those used in normal operation mode.

Test loopback mode can only be enabled or disabled in configuration mode. See the flowchart for setting test loopback and test error modes in Figure 3.12.37.
(5) Test error mode

The error counter can be written in this mode only. The values of the lower eight bits are written to both TEC and REC simultaneously. The maximum value that can be written is 255 . A count value of 256 , which places the CAN controller in the bus-off mode, cannot be written.

Test error mode can only be enabled or disabled in configuration mode. See the flowchart for setting test loopback and test error modes in Figure 3.12.37.


Figure 3.12,37 Flowehart of the Test Loop Back Mode / the Test Error Mode Set-up


### 3.12.5 Description of operation

(1) Transmission mode

Figure 3.12 .38 shows an example message transmission flowchart using a transmission completion interrupt, INTCT.
Polling can also be used in place of an interrupt. In that case, the step "Transmit interrupt occurred?" is replaced with "<TAn> = 1?" and the steps "Write 1 to $<M B I M n>$ " and "Clear <MBTIFn>" are not required.


Figure 3.12.38 Flowchart of Message Transmission (Example)

(2) Reception mode

When the CAN controller receives a message on the CAN bus, it stores the message into the receive buffer. The ID of the message stored in the receive buffer is compared with the IDs of mailboxes. If the $\mathrm{MBnMI} 0 \mathrm{H}<\mathrm{GAME}>/<\mathrm{LAME}>$ bit is set to 1 , they are compared using the global/local receive mask register, GAM/LAM. If one of the following conditions is satisfied, subsequent IDs are not compared:

- A data frame matches the ID of the receive mailbox.
- A remote frame matches the ID of the receive mailbox.
- A remote frame matches the ID of the transmit mailbox for which the $<\mathrm{RFH}>$ bit is set to 1 .

The minimum time between the $R M P<R M P \cap>$ bit being set to 1 and a next receive message being stored into a mailbox depends on the bit time setting. If the data length code is 0 , the minimum time is as follows.

- Standard format: 47 -bit time - 16 f IO
- Extended format: 67 -bit time -16 fiO

a Data frame
Figure 3.12 .39 shows an example message reception flowchart using a reception completion interrupt, INTCR. Polling can also be used in place of an interrupt. In that case, the step "Receive interrupt occurred?" is replaced with "<RMPn> = 1?" and the steps "Write 1 to <MBIMn>" and "Clear <MBRIFn>" are not required.


Note 1: Always check <RMPn> and <MBRIFn>.
Note 2: After the step "Clear <RMPn>", if a message is received in mailbox $n$ before <MBRIFn> is cleared, <RMPn>may be set back to 1 (<MBRIFn> $=0$ ).

Figure 3.12.39 Flowchart of Message Reception (Example)
b Remote frame
Figure 3.12 .40 shows an example flowchart for processing a remote frame using the automatic response function. This function is enabled when the $<\mathrm{RFH}>$ bit for a transmit mailbox is set to 1 . To prevent a data mismatch, update data in the mailbox by using the CDR register to control transmission.


Figure 3.12.40 Flowchart of Remote Frame Handling with the Automatic Reply Feature (Example)


### 3.13 Analog-to-Digital Converter

The TMP92CD54I incorporates a 10-bit successive approximation analog-to-digital converter (AD converter) with 12 analog input channels.

The following shows a block diagram of the AD converter.
The 12 analog input pins (AN0-AN11) are shared with input-only ports G and L so that they can also be used as input ports.

Note: To reduce supply current in IDLE2, IDLE1, IDLE3, or STOP mode, ensure that the AD converter is not operating before attempting to execute the HALT instruction because the device may enter a standby mode with the interna/comparator still enabled depending on the timing.


Figure 3.13.1 Block Diagram of AD Converter

### 3.13.1 Analog-to-digital converter registers

The AD converter is controlled using two AD mode control registers (ADMOD0 and ADMOD1). The results of AD conversion are stored in 12 pairs of AD conversion result upper/lower registers (ADREG0H/L to ADREGBH/L). The following describes the registers related to the AD converter.


Figure 3.13.2 AD Converter Related Register

AD Mode Control Register 1


Before starting conversion (before writing 1 to ADMODO <ADS>), set the <VREFON> bit to 1.

Figure 3.13.3 AD Converter Related Register


- Bits 5 to 1 are always read as 1 .
- Bit 0 is the AD conversion storage flag <ADRxRF>. It is set to 1 when a AD conversion value has been stored. Reading either of the registers (ADREGxH or ADREGxL) causes the corresponding flag to be creared to 0 .

Figure 3.13.4 AD Converter Related Registers


Figure 3.13.5 AD Converter Related Registers
AD Conversion Result Register 4 Low

| $\begin{gathered} \text { ADREG4L } \\ (0128 \mathrm{H}) \end{gathered}$ | - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR41 | ADR40 |  |  |  |  |  | ADR4RF |
|  | Read/Write | R |  |  |  |  |  |  | R |
|  | After Reset | Undefined |  | - | - | - | - | - | 0 |
|  | Function | Stores lower 2 bits of AD conversion result. |  |  |  |  |  |  | A/D conversion data storage flag <br> 1: Conversion result stored |


| ADREG4H <br> (0129H) | AD Conversion Result Register 4 High |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR49 | ADR48 | ADR47 | ADR46 | ADR45 | ADR44 | ADR43 | ADR42 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits of AD conversion result. |  |  |  |  |  |  |  |


| $\begin{aligned} & \text { ADREG5L } \\ & (012 A H) \end{aligned}$ | AD Conversion Result Register 5 Low |  |  |  |  |  | $\triangle \bigcirc$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | - | 7 | 6 | 5 |  | 3 | 2 | 10 |
|  | Bit symbol | ADR51 | ADR50 |  |  |  |  | ADR5RF |
|  | Read/Write | R |  |  |  |  |  | R |
|  | After Reset | Undefined |  | - |  | - |  | 0 |
|  | Function | Stores lower 2 bits of AD conversion result. |  |  |  |  |  | AD <br> Conversion <br> Data Storage flag <br> 1: conversion result stored |

AD Gonversion Result Register 5 High

| $\begin{aligned} & \text { ADREG5H } \\ & (012 \mathrm{BH}) \end{aligned}$ | ${ }^{\text {a }}$ | 7 | 6 | $) 5$ | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR59 | ADR5 | ADR57 | ADR56 | ADR55 | ADR54 | ADR53 | ADR52 |
|  | Read/Write |  | ( 1 |  | $\bigcirc$ |  |  |  |  |
|  | After Reset | $\bigcirc$ | $\bigcirc$ |  | 7 Und | ined |  |  |  |
|  | Function | ( |  | Stores upper eight bits of AD conversion result. |  |  |  |  |  |

Channel x conversion result


- Bits 5 to1 are always read as 1
- Bit 0 is the AD conversion result storage flag <ADRxRF>. It is set to 1 when a AD conversion value has been stored. Reading either of the registers (ADREGxH or ADREGxL) causes the corresponding flag to be cleared to 0 .

Figure 3.13.6 AD Converter Related Registers
AD Conversion Result Register 6 Low


| $\begin{aligned} & \text { ADREG6H } \\ & \text { (012DH) } \end{aligned}$ | AD Conversion Result Register 6 High |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  | Bit symbol | ADR69 | ADR68 | ADR67 | ADR66 | ADR65 | ADR64 | ADR63 | ADR62 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits of AD conversion result. |  |  |  |  |  |  |  |


AD Gonversion Result Register 7 High

| ADREG7H (012FH) | ${ }^{\text {a }}$ | 7 | 6 | $) 5$ | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADR79 | ADR7 | ADR77 | ADR76 | ADR75 | ADR74 | ADR73 | ADR72 |
|  | Read/Write |  | ( |  | - |  |  |  |  |
|  | After Reset | ) | $\bigcirc$ |  | 7 Und | ined |  |  |  |
|  | Function | ( |  | Stores upper eight bits of AD conversion result. |  |  |  |  |  |

Channel $x$ conversion result


- Bits 5 to 1 are always read as 1 .
- Bit 0 is the AD conversion result storage flag <ADRxRF>. It is set to 1 when a AD conversion value has been stored. Reading either of the registers (ADREGxH or ADREGxL) causes the corresponding flag to be cleared to 0 .

Figure 3.13.7 AD Converter Related Registers


Figure 3.13.8 AD Converter Related Registers
AD Conversion Result Register A Low
ADREGAL (0134H)

| - | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Bit symbol | ADRA1 | ADRA0 |  | ${ }^{-}$ | $\overbrace{}^{\square}$ | ${ }^{-}$ | - | ADRARF |
| Read/Write | R |  |  |  |  |  |  | R |
| After Reset | Undefined |  | - | - | - | - | - | 0 |
| Function | Stores lo <br> AD conve | 2 bits of on result. |  |  |  |  |  | A/D <br> conversion <br> data storage <br> flag <br> 1: Conversion result stored |

AD Conversion Result Register A High

| $\begin{aligned} & \text { ADREGAH } \\ & (0135 H) \end{aligned}$ | ${ }^{-}$ | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADRA9 | ADRA8 | ADRA7 | ADRA6 | ADRA5 | ADRA4 | ADRA3 | ADRA2 |
|  | Read/Write | R |  |  |  |  |  |  |  |
|  | After Reset | Undefined |  |  |  |  |  |  |  |
|  | Function | Stores upper eight bits of $A D$ conversion result. |  |  |  |  |  |  |  |

AD Conversion Result Register B Low
ADREGBL
(0136H)

ADConversion Result Register B High

| $\begin{aligned} & \text { ADREGBH } \\ & (0137 \mathrm{H}) \end{aligned}$ |  | 7 | 6 | ) 5 | $4 \times 3$ | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Bit symbol | ADRB9 | RR | ADRB7 | ADRB6 ADRB5 | ADRB4 | ADRB3 | ADRB2 |
|  | Read/Write |  |  |  | $\triangle$ R |  |  |  |
|  | After Reset | $\bigcirc$ |  |  | $\rangle$ Undefined |  |  |  |
|  | Function | ) |  | Stores upper eight bits of AD conversion result. |  |  |  |  |



- Bit 0 is the AD conversion result storage flag <ADRxRF>. It is set to 1 when a AD conversion value has been stored. Reading either of the registers (ADREG×H or ADREGxL) causes the corresponding flag to be cleared to 0 .

Figure 3.13.9 AD Converter Related Registers

### 3.13.2 Description of operation

(1) Analog reference voltage

The high level of the analog reference voltage is applied to the VREFH pin and the low level applied to the VREFL pin. The reference voltage across VREFH and VREFL is divided by 1024 using string resistors. The divided voltages are compared with the analog input voltage to perform AD conversion.

Writing a 0 to the ADMOD1<VREFON> bit causes the switch between VREFH and VREFL to be turned off. To start AD conversion when the switeh is turned off, first write a 1 to $<\mathrm{VREFON}>$, then wait for $3 \mu \mathrm{~s}$ (independent of the system clock frequency fc) until the internal reference voltage settles before writing a 1 to ADMOD0<ADS>.
(2) Selecting an analog input channel

How to select an analog input channel depends on the $A D$ converter operating mode.

- When using a fixed analog input channel (ADMODO<SCAN $>=0$

Use settings in ADMOD1<ADCH3:0 > to select one of the ANO to AN11 analog input pins.

- When scanning through analog inputchannels (ADMOD0<SCANF=1)

Use settings in ADMOD1<ADCH3•0> to select one of the 12 scan modes.

Table 3.13 .1 shows the selection of analog input channels in each operating mode.
Upon a reset, $\mathrm{ADMOD} 0<\mathrm{SCAN}>$ and $\mathrm{ADMOD} 1<\mathrm{ADCH} 3: 0>$ are initialized to 0 and 0000, respectively, so that channel fixed input using the AN0 pin is selected. Pins that are not used as an analog input channel can be used as ordinary input ports. (See "3.5.7 Port G" and "3.5.8Port L, ")

Table3.13.1 Analog Input Channel Selection

| [ADCH3:0](ADCH3:0) | Channel fixed <SCAN> = "0" | Channel scan <SCAN> = " 1 " |
| :---: | :---: | :---: |
| 0000 | ANO | ANO $<2) \sim------$ |
| 0001 | AN1 | ANO $\rightarrow$ AN1 - - |
| 0010 | AN2 | ANO $\rightarrow$ AN1 $\rightarrow$ AN2 |
| 0011 | AN3 | ANO $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3 |
| 0100 | AN4 | ANO $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3 $\rightarrow$ AN4 |
| 0101 | $\triangle$ AN5 | $\mathrm{ANO} \rightarrow \mathrm{AN} 1 \rightarrow \mathrm{AN} 2 \rightarrow \mathrm{AN} 3 \rightarrow \mathrm{AN} 4 \rightarrow \mathrm{AN} 5$ |
| 0110 | $\angle A N 6$ | ANO $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ ANS $\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 |
| 0111 | AN7 | $\mathrm{ANO} \rightarrow \mathrm{AN} 1 \rightarrow \mathrm{AN} 2 \rightarrow \mathrm{AN} 3 \rightarrow \mathrm{AN} 4 \rightarrow \mathrm{AN} 5 \rightarrow \mathrm{AN} 6 \rightarrow \mathrm{AN} 7$ |
| 1000 | AN8 | $\mathrm{ANO} \rightarrow \mathrm{AN1} \rightarrow$ AN2 $\rightarrow$ AN3 $\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 $\rightarrow$ AN8 |
| $1001$ | AN9 | AN0 $\rightarrow$ AN1 $\rightarrow$ AN2 $\rightarrow$ AN3 $\rightarrow$ AN4 $\rightarrow$ AN5 $\rightarrow$ AN6 $\rightarrow$ AN7 $\rightarrow$ AN8 $\rightarrow$ AN9 |
| 1010 | AN10 | $\text { ANO } \rightarrow \mathrm{AN} 1 \rightarrow \mathrm{AN} 2 \rightarrow \mathrm{AN} 3 \rightarrow \mathrm{AN} 4 \rightarrow \mathrm{AN} 5 \rightarrow \mathrm{AN} 6 \rightarrow \mathrm{AN} 7 \rightarrow \mathrm{AN} 8 \rightarrow \text { AN9 } \rightarrow \text { AN10 }$ |
| $1011$ | $\rightarrow$ AN11 | $\mathrm{ANO} \rightarrow \mathrm{AN} 1 \rightarrow \mathrm{AN} 2 \rightarrow \mathrm{AN} 3 \rightarrow \mathrm{AN} 4 \rightarrow \mathrm{AN} 5 \rightarrow \mathrm{AN} 6 \rightarrow \mathrm{AN} 7 \rightarrow \mathrm{AN} 8 \rightarrow \mathrm{AN} 9 \rightarrow \mathrm{AN} 10 \rightarrow$ AN11 |
| 1100~1111 | Invalid | mvalid |

(3) Starting AD conversion

Setting ADMOD0<ADS> to 1 starts AD conversion. Once AD conversion has started, the AD conversion BUSY flag (ADMOD0<ADBF>) is set to 1 , indicating that AD conversion is currently in progress.
(4) AD conversion mode and AD conversion end interrupt

The following four AD conversion modes are supported:

- Channel-fixed single conversion mode
- Channel-scanned single conversion mode
- Channel-fixed repetitive conversion mode
- Channel-scanned repetitive conversion mode

The $A D$ conversion mode is selected using $A D$ mode control register 0 , ADMOD0<REPEAT, SCAN $>$.

Upon the completion of $A D$ conversion, an AD conversion end interrupt, INTAD is issued. The $\mathrm{ADMOD} 0<\mathrm{EOCF}>$ bit, which indicates the end of AD conversion, is also set to 1 .
a. Channel-fixed single conversion mode

Setting ADMOD0<REPEAT, SCAN> to 00 selects channel-fixed single conversion mode.

In this mode, the AD converter performs conversion only once for the selected single channel. Upon the completion of conversion, ADMOD0<EOCF> is set to 1 , $\mathrm{ADMOD} 0<\mathrm{ADBF}>$ is cleared to 0 , and an INTAD interrupt request is issued.
b. Channel-scanned single conversion mode

Setting ADMOD0<REPEAT, SCAN> to 01 selects channel-scanned single conversion mode.
In this mode, the AD converter performs conversion once for each of the selected scan channels. Upon the completion of conversion for all selected channels, $A D M O D 0<E O C F>$ is set to $1, A D M O D 0<A D B F>$ is cleared to 0 , and an INTAD interrupt request is issued.
c. Channel-fixed repetitive conversion mode

Setting ADMOD0<REREAT, SCAN> to 10 selects channel-fixed repetitive conversion mode.

In this mode, the $A D$ converter repeatedly performs conversion for the selected single channel. Upon the completion of conversion, ADMOD0<EOCF> is set to 1 . $\mathrm{ADMODO}<\mathrm{ADBF}>$ is not, however, cleared to 0 and maintains the state of 1 . The INTAD interrupt request timing can be selected using the setting of ADMOD $0<$ ITM $0>$.
Setting <ITM0> to 0 causes an interrupt request to be issued upon the completion of every single AD conversion. Setting <ITM0> to 1 causes an interrupt request to be issued upon the completion of every four AD conversions.
d. Channel-scanned repetitive conversion mode

Setting ADMOD0<REPEAT, SCAN> to 11 selects channel-scanned repetitive conversion mode.
In this mode, the AD converter repeatedly performs conversion for the selected scan channels. Upon the completion of a single conversion, ADMOD $0<E O C F>$ is set to 1 and an INTAD interrupt request is issued. ADMOD0<ADBF> is not cleared to 0 and maintains the state of 1 .
To stop operation in a repetitive conversion mode (c or d), write a 0 to ADMOD0<REPEAT>. Once the conversion currently being executed is completed, the repetitive conversion mode terminates and $\mathrm{ADMODO}<\mathrm{ADBF}>$ is cleared to 0 .
When ADMOD1<I2AD> is cleared to zero, causing a transition to halt mode, the AD converter immediately stops operation even if AD conversion is still in progress. When the AD converter exits from a halt, it starts AD conversion from the beginning if it operates in a repetitive conversion mode (c) or d). In a single conversion mode ( a or b), it does not restart conversion (remains stopped).
Table 3.13.2 shows the relationship between the AD conversion mode and the occurrence of an interrupt request.

Table 3.13.2 Relationship Between AD Conversion Modes and Interrupt Requests

| Mode | Interrupt Request Generation | ADMODO |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | <ITMO> | <RERET $>$ | <SCAN> |
| Channel Fixed Single Conversion Mode | After completion of conversion |  | $) 0$ | 0 |
| Channel Scan Single Conversion Mode | After completion of scan conversion | x | $N 0$ | 1 |
| Channel Fixed Repeat Conversion Mode | Every conversion | 0 | 1 | 0 |
|  | Every forth conversion | -1> |  |  |
| Channel Scan Repeat Conversion Mode | After completion of every scan conversion | $N_{1}$ | 1 | 1 |



$$
\text { X: Don'tcare } \longrightarrow
$$

(5) AD conversion time

An $A D$ conversion for a single channel requires 160 states ( $8 \mu$ s when $f_{c}=20 \mathrm{MHz}$ ).
(6) Storing and reading the results of AD conversion

The results of AD conversion are stored in the AD conversion result upper/lower registers (ADREG0H/L to ADREGBH/L), which are read-only.

In channel-fixed repetitive conversion mode, the results of AD conversion are stored sequentially in ADREG0H/L through ADREG3H/L. In other modes, the results of conversion for channels AN0 to AN11 are stored in ADREG0H/L to ADREGBH/L, respectively.

Table 3.13 .3 shows the correspondence between the analog input channels and the AD conversion result registers.

Table 3.13.3 Correspondence Between Analog Input Channels and
AD Conversion Result Registers


The AD conversion result storage flag, $A D R E G x L<A D R x R F>$, is bit 0 in the $A D$ conversion result lower register and indicates whether the corresponding AD conversion result registers have been read. This flag is set to 1 when a converted value is stored into the $A D$ conversion result registers and cleared to 0 when either of the $A D$ conversion result registers (ADREGxH or ADREGxL) is read.

Reading the results of AD conversion causes the AD conversion end flag, $\mathrm{ADMODO} 0 \mathrm{EOCF}>$, to be cleared to 0 .

Example settings:
a. When performing AD conversion for analog input voltage on the AN3 pin and using the AD interrupt (INTAD) handling routine to write the converted value to memory address 0800 H
Settings in main routine

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| INTE0AD | $\leftarrow$ | 1 | 1 | 0 | 0 | - | - | - | - |
| :--- | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| ADMOD1 | $\leftarrow$ | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| ADMOD0 | $\leftarrow$ | $X$ | $X$ | 0 | 0 | 0 | 0 | 0 | 1 |

Enable INTAD and set the interrupt level to 4.
Start conversion in channel-fixed single conversion mode.

ADMOD1 $\leftarrow 1 \begin{array}{llllllll}1 & 0 & 0 & 0 & 0 & 1 & 1 & \text { Set the analog input channel to AN3. }\end{array}$
ADMODO $\leftarrow$ X X 0000001
$\left[\begin{array}{ll}\text { WA } & \leftarrow \text { ADREG3 } \\ \text { WA } & \gg 6 \\ (0800 \mathrm{H}) & \leftarrow \text { WA }\end{array}\right.$

Read the values of ADREG3L and ADREG3H into general register WA (16 bits).
Shift the contents of WA six times to the right and pad the upper bits with 0 s.
Write the contents of WA to address 0800 H .
b. When continuously performing AD conversion for analoginput voltages on three pins, AN0 to AN2, in channel-scanned repetitive conversion mode
$\left[\begin{array}{llllllllll}\text { INTEOAD } & \leftarrow & 1 & 0 & 0 & 0 & - & - & - & - \\ \text { ADMOD1 } & \leftarrow & 1 & 1 & 0 & 0 & 0 & 0 & 1 & 0 \\ \text { ADMOD0 } & \leftarrow & x & x & 0 & 0 & 0 & 1 & 1 & 1\end{array}\right.$

Disable INTAD.
Set the analog input channels to ANO-AN2.
Start conversion in channel-scanned repetitive conversion
mode.


### 3.14 Watchdog Timer (Runaway Detection Timer)

The TMP92CD54I contains a watchdog timer for runaway detection.
The watchdog timer (WDT) is designed to detect any malfunction (runaway) of the CPU due to noise or for other reasons and help the CPU recover its normal operating status. If the watchdog timer detects a runaway, it issues a nonmaskable INTWD interrupt to notify the CPU.

This watchdog timer output can also be connected to the reset input (within the chip) to forcibly apply a reset.

### 3.14.1 Configuration

Figure 3.14 .1 shows a block diagram of the watchdog timer.


Figure 3.14.1 Block Diagram of Watchdog Timer

The watchdog timer consists of a 22 -stage binary counter that uses $\phi(2 / \mathrm{fc})$ as an input clock. The binary counter outputs $2^{16} / \mathrm{fc}, 2^{18} / \mathrm{fc}, 2^{20} / \mathrm{fc}$, and $2^{22} / \mathrm{fc}$. With one of those outputs selected using WDMOD[WDTP1:0](WDTP1:0), a watchdog timer interrupt occurs if an overflow occurs for that output, as shown in Figure 3.14.2. To continue using the watchdog timer after an INTWD request is issued, write a clear code (4EH) to the WDCR register to clear the binary counter.


The result of runaway detection can also be internally connected to the reset pin.
In that case, a reset is applied for a period of between $44 \times 4 / \mathrm{fc}$ and $58 \times 4 / \mathrm{fc}$ system clock cycles ( 8.8 to $11.6 \mu \mathrm{~s}$ when $\mathrm{fC}=20 \mathrm{MHz}$ ), as shown in Figure 3.74.3.


Figure 3.14.3 Reset Mode

### 3.14.2 Control registers

The watchdog timer (WDT) is controlled using three control registers: WDMOD, WDCR, and CLKMOD.
(1) Watchdog timer mode register (WDMOD)
a. Setting the watchdog timer detection time [WDTP1:0](WDTP1:0)

This 2-bit register specifies a watchdog timer interrupt time for runaway detection. Upon a reset, the WDMOD[WDTP1:0](WDTP1:0) bits are initialized to 00 so that the detection time is $2^{16} / \mathrm{fc}[\mathrm{s}$ ] (approximately 65,536 system clock cycles).
b. Enabling/disabling the watchdog timer <WDTE $>$,

Upon a reset, WDMOD<WDTE $>$ is initialized to 1 so that the watchdog timer is enabled.

Disabling the watchdog timer requires writing a disable code $(\mathrm{B} 1 \mathrm{H})$ to the WDCR register in addition to clearing this bitto0. This dual configuration makes it difficult for the watchdog timer to be disabled due to a runaway.

Enabling the disabled watchdog timer requires only setting the $<$ WITE $>$ bit to 1.
c. Connecting the watchdog timer output to a reset $<$ RESCR $>$

This register specifies whether the watchdog timer resets itself when it detects a runaway. Upon a reset, WDMOD $<$ RESCR $\geqslant$ is initialized to 0 so that the watchdog timer output is not used to reset itself.
(2) Watchdog timer control register (WDCR)

This register controls disabling the watchdog timer and clearing the binary counter.

- Controlling disable

After clearing WDMOD<WDTE> to 0, writing a disable code (B1H) to the WDCR register disables the watchdog timer.
WDMOD
TOR $50 . \cdots-\cdots$ clear WDDTE to 0.
WDCR $\rightarrow 10110001$

- Controlling enable

Set WDMOD $<W D T E>$ to 1 .

- Controlling watchdog timer clear

Writing a clear code ( 4 EH ) to the WDCR register causes the binary counter to be cleared and restart counting. To continue using the watchdog timer after an INTWD interrupt is issued, write a clear code to the WDCR register to clear the binary counter.
WDCR
(3) Clock mode register (CLKMOD)

This register controls the output signal on the CLK pin.
Writing a 0 to the CLKMOD<CLKOE> bit causes the CLK pin output to be stopped. The output on the CLK pin can be selected from one of fc and $2 / 5 \mathrm{fc}$ by setting CLKMOD[CLKM1:0](CLKM1:0).

The CLKMOD[HALTM1:0](HALTM1:0) bits specify the halt mode as IDLE2, IDLE1, IDLE3, or STOP.


Figure 3.14.5 Watchdog Timer Control Register


Figure 3.14.6 Clock Mode Register

### 3.14.3 Description of operation

The watchdog timer issues an INTWD interrupt when the detection time specified with the WDMOD[WDTP1:0](WDTP1:0) bits has elapsed. The software (instruction) should clear the binary counter for the watchdog timer to 0 before an INTWD interrupt occurs. If the CPU is malfunctioning due to noise or for other reasons (runaway), it fails to execute an instruction for clearing the binary counter, which will overflow and cause an INTWD interrupt to occur. Once an INTWD interrupt occurs, indicating that the CPU is malfunctioning (runaway), the runaway handling program can restore it to normal condition.

The watchdog timer starts operation immediately after a reset is released.
In IDLE1, IDLE3, or STOP mode, the watchdog timer is reset and stopped.
In IDLE2 mode, its state depends on the setting of WDMOD<I2WDT>. Set WDMOD<I2WDT>, as required, before entering IDLE2 mode.

Example: a. Clear the binary counter.
a. Clear the binary counter.

WDCR $\leftarrow 01001110 \quad$ Write clear code (4EH).
b. Set the watchdog timer detection time to $2^{18} / \mathrm{fC}$.

WDMOD $\leftarrow 101$
c. Disable the watchdog timer.




### 3.15 RAM Controller

The RAM controller enables/disables writes to the built-in RAM and detects a low supply voltage to DVCC3. DVCC3 is a voltage supplied to the built-in RAM and internal logic. If DVCC3 falls below the VSTB level, the built-in RAM may not be able to maintain data.

The RAMCR<RAMSTB> flag, which detects a low voltage, is always written with a 1 . A write of 0 to this flag is invalid. The flag is cleared to 0 if DVCC3 falls below the VSTB level (including a power-on reset). It is not cleared by a transition to halt mode or a warm reset.

This flag can be read to determine a reset status (warm reset or power-on reset) and RAM data status (maintained or lost). The flag returns a 1 for a warmyeset and a 0 for a power-on reset. It returns a 1 when RAM data is maintained and a 0 if it may belost.

The <RAMWI $>$ bit controls data writes to the built-in RAM. Upon a reset, <RAMWI> is set to 1 so that writes to the built-in RAM are enabled. Clearing <RAMWI> to 0 disables writes to the built-in RAM.


RAMCR (016DH)


RAM standby flag

| 0 | After "1" is set by software, this bit is reset to "0" at DVCC3 $\leq$ VSTB. <br> After power on reset. |
| :---: | :--- |
| 1 | After "1" is set by software, this data isn't changed at DVCC3 > VSTB. |

Note 1: It is initialized to 0 upon a power-on reset but not affected by a warm reset. The software should first write a 1 to the flag before using it. A write of 0 to this flag is invalid.
Note 2: If the device enters a halt mode (STOP/IDLE3) with <RAMSTB> set to 1, current consumption is not sufficiently reduced due to a current that flows through resistance within the voltage detection circuit. In a system for which low power dissipation is required, the voltage detection circuit can be disabled to suppress current consumption.

Note 3: A period of eight states is required between a 1 being written to <RAMSTB> and the voltage detection circuit starting operation (when $\mathrm{fc}=20 \mathrm{MHz}$ ). Do not execute the HALT instruction during a warm-up period of the voltage detection circuit.

Note 4: The emulator does not support the RAM controller function.

Figure 3.15.1 RAM Control Register

### 3.16 Real-Time Clock (RTC)

The TMP92CD54I contains a real-time clock, which is dedicated to measuring a specified time. The real-time clock issues INTRTC interrupts at regular intervals. The interrupt interval can be selected from among $0.0625 \mathrm{~s}, 0.125 \mathrm{~s}, 0.25 \mathrm{~s}, 0.50 \mathrm{~s}, 1 \mathrm{~s}$, and 2 s ( $\mathrm{when} \mathrm{fs}=32.768 \mathrm{kHz}$ ).

The TMP92CD54I supports a low current consumption mode in which only the real-time clock operates, called IDLE3 mode. It also operates in IDLE1 and IDLE2 modes and can release each hold mode upon the occurrence of an INTRTC interrupt request.

### 3.16.1 Block diagram



Figure 3.16.1 Block Diagram for Timer for Real-time Clock

### 3.16.2 Registers

Two registers areprovided to control thereal-time clock and low-speed oscillator.
The real-time clock eontrol register, RTCCR, controls the real-time clock. The RTCCR $<$ RTCSEL2:0 ${ }^{\text {boits specify }}$ one of six intervals for INTRTC interrupt requests.

The real-time clock function register, RTCFC, controls the low-speed oscillator. Either a crystal or CR oscillator can be used for the low-speed oscillator. Set RTCFC <XTSEL> according to the oscillator to be used.

The RTCFC register is initialized when the device recovers from STOP mode with an interrupt. It is, therefore, necessary to re-set RTCFC after a halt release. (The RTCFC register is not initialized upon a recovery from IDLE3, IDLE1, or IDLE2 mode.)

Figure 3.16.2 and Figure 3.16.3 show register tables.

RTCCR (118H)


| Interrupt generation cycle ( $\mathrm{fs}=32.768 \mathrm{kHz}$ ) |
| :--- |
| 000 0.50 s <br> 001 0.25 s <br> 010 0.125 s <br> 011 0.0625 s <br> $1 \times 0$. 2 s <br> $1 \times 1$ $1 \mathrm{~s})$ |

Figure 3.16.2 Timer for Real Time Clock Control Register

Timer for Real Time Clock Function Register

RTCFC
(119H)

| Bit symbol |
| :--- |
| Read/Write |

Note 1: Setting RTCFC<XTEN> to 1 causes the low-speed oscillator to start oscillation but it requires a wait time until oscillation is stabilized. For the value of tSTA for a crystal resonator, contact the manufacturer of the resonator.

Note 2: This register is initialized when the device recovers from STOP mode with an interrupt. It is, therefore, necessary to re-set the register after a halt release. (It is not initialized upon a recovery from IDLE3, IDLE1, or IDLE2 mode.)

Figure 3.16.3 Timer for Real Time Clock Function Register

Example of register setting:

| LD | (RTCFC), 01h | ; Start low-speed oscillation. |
| :---: | :---: | :--- |
|  | $:$ | ; Oscillator stabilization time |
| LD | (RTCCR), 03h | ; INTRTC interrupt occurs every $2^{13} / f s$. |

### 3.16.3 CR oscillation

Either a crystal or CR oscillator can be used for the low-speed oscillator. Set RTCFC <XTSEL> according to the oscillator to be used.

When using CR oscillation, connect a resistor and capacitor to the XT1 and XT2 pins.
Figure 3.16.4 shows a recommended CR oscillation circuit.


Example constants for 32.768 kHz :

$$
\begin{aligned}
& \mathrm{R}=40 \mathrm{k} \Omega, \mathrm{C}=470 \mathrm{pF} \\
& \mathrm{R}=82 \mathrm{k} \Omega, \mathrm{C}=220 \mathrm{pF}
\end{aligned}
$$

Note: The above combination of constants has been tested under room temperature conditions. The values should be adjusted according to the end product considering the characteristics of the capacitor and resistor.

Figure 3.16.4 A External Circuit for CR Oscillation


### 3.17 Power Regulator

The TMP92CD54I contains a $3-\mathrm{V}$ output regulator for internal logic power supplies. Connecting each DVCC3 pin to the regulator output pin, REGOUT, enables the regulator to supply power to internal logic circuits.

Table 3.17.1 REGOUT output by REGEN setting

| REGEN input | REGOUT output |
| :--- | :--- |
| " H " | 3V output for internal logic |
| "OPEN" Note) | 3V output for internal logic |

Note 1: The REGEN pin has a pull-up resistor connected internally and thus can be left open. It is recommended to leave it open to ensure a rise time for the REGEN signal.

### 3.17.1 Block diagram

Figure 3.17.1 Regulator Block

### 3.17.2 External connection

To prevent the output voltage from oscillating, connect a stabilizing capacitor (Cs) to a point between REGOUT and DVSS as close to them possible. Depending on the board capacitance, a resistor in series with Cs (ESR) may also be necessary, as shown in Figure 3.17.2.

It is recommended to use a capacitor having good temperature characteristics because variations in internal resistance with temperature may cause the regulator output to be unstable.
A bypass capacitor (Cb) between DVCC3 and DVSS is also recommended to improve noise immunity of the REGOUT output.


This regulator is designed for the TMP92CD54I. The output from REGOUT must not be connected to anywhere other than the DVCC3 pin on the TMP92CD54I.
2. Power-on and REGEN input signal timing

When the device is powered on, the REGEN pin should be left open or an enable signal (High level) should be input to the pin at least $1 \mu$ s after the power-on.
3. Constant settings (Cin, Cs, Cb, ESR)

The characteristics of stray capacitance or parasitic capacitance according to the module configuration may affect the regulator characteristics. When using the device, investigate static and transient/characteristics based on the actual operating conditions to set constants with suffieient margins.

## 4. Electrical Characteristics

### 4.1 Absolute Maximum Ratings

The absolute maximum ratings of a semiconductor device are a set of ratings that must not be exceeded, even for a moment. Do not exceed any of these ratings. Exceeding the rating(s) may cause the device breakdown, damage or deterioration, and may result injury by explosion or combustion. The equipment manufacturer should design so that no maximum rating value is exceeded.


| Parameter | Symbol | Rating ( $/$ ) | Unit |
| :---: | :---: | :---: | :---: |
| Power Supply Voltage | $\mathrm{V}_{\mathrm{CC} 5}$ | -0.5 to 6.0 | V |
| Input Voltage | $\mathrm{V}_{\text {IN }}$ | -0.5 to VCC5 +0.5 | V |
| Output Current (total) | $\Sigma \mathrm{l}_{\mathrm{OL}}$ | $100 \sim$ | mA |
| Output Current (total) | $\Sigma \mathrm{l}_{\mathrm{OH}}$ | f100 | mA |
| Power Dissipation ( $\mathrm{Ta}=85^{\circ} \mathrm{C}$ ) | $\mathrm{P}_{\mathrm{D}}$ | - 600 | $\triangle \mathrm{mW}$ |
| Soldering Temperature (10s) | TSOLDER | $\xrightarrow{260}$ | $\lambda{ }^{\circ} \mathrm{C}$ |
| Storage Temperature | $\mathrm{T}_{\text {STG }}$ | $(7-65$ to 150 | $\bigcirc{ }^{\circ} \mathrm{C}$ |
| Operation Temperature | ToPR | $\checkmark-40$ to $85>$ | N0) |

Solderability

| Test parameter | Test condition |  |
| :---: | :---: | :---: |
| Solderability | (1) Use of $\mathrm{Sn}-37 \mathrm{~Pb}$ solder bath <br> Solder bath temperature $=230^{\circ} \mathrm{C}$, Dipping time $=5$ seconds <br> The number of times = one, Use of R-type flux <br> (2) Use of $\mathrm{Sn}-3.0 \mathrm{Ag}-0.5 \mathrm{Cu}$ /solder bath <br> Solder bath temperature $=245^{\circ} \mathrm{C}$, Dipping time $=5$ secondS <br> The number of times = one, Use of $R$-type flux | Pass: <br> Solderability rate until forming $\geq 95 \%$ |

### 4.2 DC Electrical Characteristics

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{CC} 5}$ |  | <4.5 | 5.25 | V |
| Input Low Voltage P00 to P07(D0 to 7) PG0 to PG7 PL0 to PL3 | $\mathrm{V}_{\text {ILO }}$ |  |  | 0.8 | V |
| Input Low Voltage P00 to P07(PORT) P40 to P47 | $V_{\text {ILI }}$ |  | $7-0.3$ | $0.3 \times \mathrm{V}_{\mathrm{CC} 5}$ | V |
| Input Low Voltage <br> INT0 <br> $\overline{\text { NMII }}$ <br> $\overline{\text { RESET }}$ <br> P70, P71, P73 to P75 <br> PCO to PC5 <br> PD0 to PD7 <br> PF0 to PF7 <br> PM0 to PM4 <br> P72 PNO PN | $\mathrm{V}_{\text {IL2 }}$ |  | $-0.3$ | $0.25 \times V_{c c 5}$ | V |
| P72, PN0 to PN6 | $\mathrm{V}_{\text {IL6 }}$ |  | -0.3 | $0.3 \times \mathrm{V}_{\mathrm{CC} 5}$ | V |
| Input Low Voltage AM0 to AM1 TEST0 to TEST1 | $\mathrm{V}_{\text {IL3 }}$ |  | $0,3$ | $0.3$ | V |
| Input Low Voltage X1, XT1 (Crystal) | $\mathrm{V}_{\text {IL4 }}$ | $\mathrm{Vcc3}=3.3 \mathrm{~V}$ | $-0.3$ | $0.2 \times$ VCC3 | V |
| Input Low Voltage XT1 (CR) | $\mathrm{V}_{\text {IL5 }}$ | $\mathrm{Vcc3}=3.3 \mathrm{~V}$ | $\checkmark-0.3$ | $0.2 \times$ VCC3 | V |
| Input High Voltage P00 to P07(D0 to 7) PG0 to PG7 PL0 to PL3 | $\mathrm{V}_{\mathrm{IHO}}$ |  | $2.2$ | $\mathrm{V}_{\mathrm{CC} 5}+0.3$ | V |
| Input High Voltage P00 to P07 P40 to P47 | $\mathrm{V}_{\mathrm{IH} 1}$ |  | $0.7 \times \mathrm{V}_{\mathrm{CC} 5}$ | $\mathrm{V}_{\mathrm{CC} 5}+0.3$ | V |
| Input High Voltage <br> INTO <br> $\overline{\mathrm{NMI}}$ <br> RESET <br> P70, P71, P73 to P75 <br> PC0 to PC5 <br> PD0 to PD7 <br> PF0 to PF7 <br> PM0 to PM4 |  |  | $0.75 \times \mathrm{V}_{\mathrm{CC} 5}$ | $\mathrm{V}_{\mathrm{CC} 5}+0.3$ | V |
| P72, PN0 to PN6 $\wedge>$ | $\mathrm{V}_{\mathrm{IH} 6}$ |  | $0.7 \times V_{\text {CC5 }}$ | $\mathrm{V}_{\mathrm{CC} 5}+0.3$ | V |
| Input High Voltage AM0 to AM1 TESTO to TEST1 | $\mathrm{V}_{1 \mathrm{H3}}$ | $\Delta$ | $\mathrm{V}_{\mathrm{CC} 5}-0.3$ | $\mathrm{V}_{\mathrm{CC} 5}+0.3$ | V |
| Input High Voltage X1, XT1 (Crystal) | $\mathrm{V}_{\mathrm{IH} 4}$ | $\mathrm{Vcc} 3=3.3 \mathrm{~V}$ | $0.8 \times \mathrm{VCC} 3$ | VCC3+0.3 | V |
| Input High Voltage <br> XT1 (CR) | $\mathrm{V}_{\mathrm{IH} 5}$ | $V v c c 3=3.3 v$ | $0.7 \times$ VCC3 | VCC3+0.3 | V |

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol |  | Condition | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{I}_{\mathrm{OL}}=3.0 \mathrm{~mA}$ |  |  | 0.4 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OHO}}$ | $\mathrm{I}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ |  | 2.4 |  | V |
|  | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\text {OH }}=-100 \mu \mathrm{~A}$ |  | $0.75 \times \mathrm{V}_{\mathrm{CC} 5}$ |  |  |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{I}_{\mathrm{OH}}=-20 \mu \mathrm{~A}$ |  | $0.9 \times V_{C C 5}$ |  |  |
|  | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-200 \mu \mathrm{~A}, \mathrm{PF6}$ (TX) pin only |  | $0.82\left(\times \mathrm{V}_{\mathrm{CC} 5}\right)$ | $>$ |  |
| Input Leakage Current | ILI | $0.0 \leq$ Vin $\leq \mathrm{V}_{\text {cc5 }}$, Vin: Input voltage |  | $0.02 \text { (typ.) }$ | $\pm 5$ | $\mu \mathrm{A}$ |
| Output Leakage Current | ILO | $0.2 \leq$ Vin $\leq \mathrm{V}_{\text {CC5 }}-0.2$, Vin: Input voltage |  | 0.05 (typ.) | $\pm 10$ | $\mu \mathrm{A}$ |
| Operating Current (Single Chip) (Note1) | ICC5 | $\mathrm{V}_{\text {CC5 }}=5.25 \mathrm{~V}, \mathrm{X} 1=10 \mathrm{MHz}$ (Internal 20 MHz ) |  | 70 (typ) | 100 | mA |
| Operating Current (Stand-by) (Note2) | ICCSIDLE2 | $\begin{aligned} & \text { IDLE2 } \\ & \text { Mode } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC} 5}=5.25 \mathrm{~V}, \mathrm{X} 1=10 \mathrm{MHz} \text { (Interna/ }$ |  |  | mA |
|  | ICC5IDLE1 | $\begin{aligned} & \text { IDLE1 } \\ & \text { Mode } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC} 5}=5.25 \mathrm{~V}, \mathrm{X} 1=10 \mathrm{MHz}$ |  | 30 |  |
|  | ICC5IDLE3 | $\begin{array}{\|l} \text { IDLE3 } \\ \text { Mode } \end{array}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC} 5}=5.25 \mathrm{~V}, \mathrm{Ta}=-40 \text { to } 85^{\circ} \mathrm{C} \\ & \mathrm{~V}_{\mathrm{CC} 5}=5.25 \mathrm{~V}, \mathrm{Ta}=-10 \text { to } 55^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{array}{r} 220 \\ 140 \end{array}$ | $\mu \mathrm{A}$ |
|  | ICC5STOP | STOP Mode | $\mathrm{V}_{\mathrm{CC} 5}=5.25 \mathrm{~V}, \mathrm{Ta}=-40$ to $85{ }^{\circ} \mathrm{C}$ <br> $V_{C C 5}=5.25 \mathrm{~V}$, $\mathrm{T} \boldsymbol{\mathrm { a }}=-10$ to $55^{\circ} \mathrm{C}$ |  | $\begin{aligned} & 200 \\ & 120 \end{aligned}$ | $\mu \mathrm{A}$ |
| Stand-by Voltage | $\mathrm{V}_{\text {STB5 }}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{CC}}$, <br> $\mathrm{V}_{\mathrm{CC5}}, \mathrm{~V}_{\mathrm{H} 2}<\mathrm{V}_{\mathrm{CC5}}, \mathrm{~V}_{\mathrm{IH} 3}<\mathrm{V}_{\mathrm{C}}$ | $\sim_{3.0}$ | 5.25 | V |
| Pull-up Resistor | RRST | RESE | ค | 60 | 220 | K $\Omega$ |
|  | R CLK | CLK | ( - |  |  |  |
|  | RREGEN | REGEN |  |  |  |  |
| Schmitt Width | $\mathrm{V}_{\text {TH }}$ | $\begin{array}{\|l\|} \hline \text { INTO, } \\ \text { PDO } \\ \text { PN6 } \\ \hline \end{array}$ | NMI , $\overline{\text { RESET }}$, P70 to P75, PCO to RD7. PFO to PF7, PMO to PM44, RN | 0.4 | 1.0 (typ.) | V |

Note 1: Value when the external bus is not operating.
Note 2: ICC5IDLE3 and ICC5STOP are values when the voltage detection circuit for the RAM controller is not operating. (RAMCR <RAMSTB> $=0$ )


### 4.3 AC Electrical Characteristics

Read Cycle
$V_{C C}=4.5$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| No. | Parameter | Symbol | Min | Max | 20 MHz | 16 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Oscillator frequency (X1/X2) | tosc | 100 | 125 | 100 | 125 | ns |
| 2 | System clock cycle period (= T) | tcyc | 50 | 62.5 | 50 | 62.5 | ns |
| 3 | CLK pulse width low | $\mathrm{t}_{\mathrm{CL}}$ | $0.5 \times \mathrm{T}-15$ |  | 10 | $\checkmark 16$ | ns |
| 4 | CLK pulse width high | ${ }^{\text {t }} \mathrm{CH}$ | $0.5 \times \mathrm{T}-15$ |  | 10 | 16 | ns |
| 5-1 | A0-A23 transition to D0-D7 data in at 0 wait state | $\mathrm{t}_{\text {AD }}$ |  | $2.0 \times T-50$ |  | 75 | ns |
| 5-2 | A0-A23 transition to D0-D7 data in at 1 wait state | $\mathrm{t}_{\text {AD3 }}$ |  | $3.0 \times T-50$ | $100$ | 138 | ns |
| 6-1 | $\overline{\mathrm{RD}}$ asserted to D0-D7 data in at 0 wait state | $\mathrm{t}_{\mathrm{RD}}$ |  | $1.5 \times T-45$ | 30 | 49 | ns |
| 6-2 | $\overline{\mathrm{RD}}$ asserted to D0-D7 data in at 1 wait state | trD3 |  | $2.5 \times T-45$ | 80 | 111 | ns |
| 7-1 | $\overline{\mathrm{RD}}$ pulse width low at 0 wait state | $\mathrm{t}_{\mathrm{RR}}$ | $1.5 \times \mathrm{T}-20$ | $\cdots$ | 55 | 74 | ns |
| 7-2 | $\overline{\mathrm{RD}}$ pulse width low at 1 wait state | trR3 | $2.5 \times \mathrm{T}-20$ | $\checkmark$ | 105 | 136) | ns |
| 8 | A0-A23 valid to $\overline{\mathrm{RD}}$ asserted | $\mathrm{t}_{\text {AR }}$ | $0.5 \times \mathrm{T}-20$ | $)$ | $\triangle 5$ | ) 11 | ns |
| 9 | $\overline{\mathrm{RD}}$ asserted to CLK low | trk | $0.5 \times T-20$ |  | 5 | (11) | ns |
| 10 | A0-A23 transition to D0-D7 hold | $\mathrm{t}_{\mathrm{HA}}$ | (0) |  | 0 | 0 | ns |
| 11 | $\overline{\mathrm{RD}}$ negated to D0-D7 hold | thR | 0 |  | 0 | 0 | ns |
| 12 | WAIT setup time | $\mathrm{t}_{\text {TK }}$ | 15 |  | $15$ | 15 | ns |
| 13 | $\overline{\text { WAIT }}$ hold time | $\mathrm{t}_{\mathrm{KT}}(\Omega$ | 5 |  | $\checkmark 5$ | 5 | ns |

Write Cycle
$\mathrm{VCC5}=4.5$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| No. | Parameter | Symbol | Min | Max | 20 MHz | 16 MHz | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Oscillator frequency (X1/X2) | tosc | 100 | 125 | 100 | 125 | ns |
| 2 | System clock cycle period | $\mathrm{t}_{\mathrm{CYC}}$ | 50 | 62.5 | 50 | 62.5 | ns |
| 3 | CLK pulse width low | $\int_{\text {cL }}$ | $0.5 \times T-15$ |  | 10 | 16 | ns |
| 4 | CLK pulse width high | ${ }_{\text {t }}$ | $0.5 \times T-15$ |  | 10 | 16 | ns |
| 5-1 | D0-D7 valid to $\overline{\mathrm{WR}}$ negated at Q wait state | t ${ }_{\text {DW }}$ | $1.25 \times \mathrm{T}-35$ |  | 28 | 43 | ns |
| 5-2 | D0-D7 valid to $\overline{W R}$ /negated at 1 wait state | $\triangle$ tbw3 | $2,25 \times T-35$ |  | 78 | 106 | ns |
| 6-1 | $\overline{\mathrm{WR}}$ pulse width low at Q wait state | twow | $1.25 \times \mathrm{T}-30$ |  | 33 | 48 | ns |
| 6-2 | $\overline{\mathrm{WR}}$ pulse width low at 1 wait state | twW3 | $2.25 \times T-30$ |  | 83 | 111 | ns |
| 7 | A0-A23 transition to $\overline{\mathrm{WR}}$ asserfed | taw | $0.5 \times \mathrm{T}-20$ |  | 5 | 11 | ns |
| 8 | $\overline{\mathrm{WR}}$ asserted to CLK low | WWK | $0.5 \times \mathrm{T}-20$ |  | 5 | 11 | ns |
| 9 | $\overline{W R}$ negated to AQ-A23 hold $>$ | tWA | $0.25 \times \mathrm{T}-5$ |  | 8 | 11 | ns |
| 10 | $\overline{\text { WR }}$ negated to DO-D7 hold | twD | $0.25 \times \mathrm{T}-5$ |  | 8 | 11 | ns |
| 11 | WA'T setup time) | ${ }^{\text {t }}$ TK | 15 |  | 15 | 15 | ns |
| 12 | WAIT hold time | $\mathrm{t}_{\mathrm{KT}}$ | 5 |  | 5 | 5 | ns |
| 13 | $\overline{\text { RD }}$ negated to, D0-D7 out $\quad \ggg)$ | $\mathrm{t}_{\text {RDO }}$ | $1.25 \times \mathrm{T}-35$ |  | 20 | 26 | ns |

## AC test conditions:

Output conditions of the D0 to D7, A0 to A7, A8 to A15, A16 to A23, RD and $\overline{\mathrm{WR}}$ pins: High $=2.0 \mathrm{~V}$, Low $=0.8 \mathrm{~V}$, CL $=50 \mathrm{pF}$
Output conditions of pins other than the above-mentioned ones:
High $=2.0 \mathrm{~V}$, Low $=0.8 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$
Input conditions of the P 00 to P 07 (D0 - D7) pins:
High $=2.4 \mathrm{~V}$, Low $=0.45 \mathrm{~V}, \mathrm{CL}=50 \mathrm{pF}$
Input conditions of pins other than the above-mentioned ones:
High $=0.8 \times \mathrm{V}_{\mathrm{CC} 5}$, Low $=0.2 \times \mathrm{V}_{\mathrm{CC} 5}, \mathrm{CL}=50 \mathrm{pF}$
(1) Read Cycle Timing (0 Wait State)


Note: The signals other than the X1 signal are derived from the X 1 signal. Thus, certain timing delays occur in the generation of these signals. Since these delay times vary depending on each sample device, the phase differences between the X1 signal and the other signals cannot be specified. The phase relationship shown in the above timing diagram is only an example.

(2) Write Cycle Timing (0 Wait State)


Note: The signals other than the X 1 signal are derived from the X 1 signal. Thus, certain timing delays occur in the generation of these signals. Since these delay times vary depending on each sample device, the phase differences between the X1 signal and the other signals cannot be specified. The phase relationship shown in the above timing diagram is only an example.
(3) Read Cycle Timing (1 Wait State)

(4) Write Cycle Timing (1 Wait State)


### 4.4 AD Converter Characteristics

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog reference voltage (+) | $V_{\text {REFH }}$ | $\mathrm{V}_{\text {CC5 }}-0.2$ | $\mathrm{V}_{\mathrm{CC} 5}$ | $\mathrm{V}_{\text {CC5 }}$ | V |
| Analog reference voltage (-) | $V_{\text {REFL }}$ | GND | GND | GND |  |
| Supply voltage for AD converter | $\mathrm{AV}_{\mathrm{CC}}$ | $\mathrm{V}_{\text {CC5 }}-0.2$ | $\mathrm{V}_{\text {CC5 }}$ | $\mathrm{V}_{\text {CC5 }}$ |  |
| Ground for AD converter | $\mathrm{AV}_{\text {SS }}$ | GND | GND | GND |  |
| Analog input voltage | $A V_{\text {IN }}$ | $V_{\text {REFL }}$ | - | $\int \mathrm{V}_{\text {REFH }}$ |  |
| Supply current for analog reference voltage <VREFON> = 1 | IREF |  | 0.87 | 1.2 | mA |
| Supply current for analog reference voltage <VREFON> = 0 |  |  | (0.02 | 5 | $\mu \mathrm{A}$ |
| Total error (excluding quantization error) | $\mathrm{E}_{\mathrm{T}}$ |  | $\rightarrow$ | $\pm 3.0$ | LSB |

Note: " $L S B$ " is a unit that represents the resolution of the AD converter. $\pm 3 \mathrm{LSB}=3 \times\left(\mathrm{V}_{\mathrm{REFH}}-\mathrm{V}_{\mathrm{REFL}}\right) / 1024 \approx \pm 15 \mathrm{mV}\left(\mathrm{V}_{\mathrm{REFH}}=5.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{REFL}}=0.0 \mathrm{~V}\right)$

### 4.5 Event Counters (TIO, TI4, TI8, TI9, TIA, TIB)

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Variable |  | 20 MHz |  | 16 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min7 | Max | Min | Max |  |
| Clock cycle period | tvck | $87+100$ | V | 500 | ) | 600 |  | ns |
| Clock pulse width low | tvckL | $4 \mathrm{~T}+40$ |  | 240 |  | 290 |  | ns |
| Clock pulse width high | tvCKH | $4 \mathrm{~T}+40$ |  | 240 |  | 290 |  | ns |

### 4.6 Serial Channel Timing

(1) SCLK Input mode (I/O Interface mode)
$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol |  |  | 20 MHz |  | 16 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min | Max | Min | Max |  |
| SCLK Cycle | $\mathrm{tscy}<$ | 16 T - |  | 0.8 |  | 1.0 |  | $\mu \mathrm{s}$ |
| Output Data $\rightarrow$ SCLKR Rise | toss | $\begin{gathered} \mathrm{tscy} / 2-4 \mathrm{~T} \\ -110 \end{gathered}$ |  | 90 |  | 140 |  |  |
| SCLK Rise $\rightarrow$ Output Data Held | $\mathrm{t}^{\text {OHS }}$ | tscy $/ 2+2 \mathrm{~T}$ |  | 500 |  | 625 |  | ns |
| SCLK Rise $\rightarrow$ Input Data Hold | $\mathrm{th}_{\text {SRR }}$ | $3 \mathrm{~T}+10$ |  | 160 |  | 197 |  |  |
| SCLK Rise $\rightarrow$ Input Data Valid | tsRD |  | $\mathrm{tSCY}^{\text {S }}$ |  | 800 |  | 1000 |  |

(2) SCDK output mode (IVO interface mode)
$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Variable |  | 20 MHz |  | 16 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| SCLK Cycle (programmable) | tscy | 16T | 8192T | 0.8 | 409.6 | 1.0 | 512 | $\mu \mathrm{s}$ |
| Output Data $\rightarrow$ SCLK Rise | toss | $\mathrm{tscy}^{\text {/ }}$-40 |  | 360 |  | 460 |  | ns |
| SCLK Rise $\rightarrow$ Output Data Hold | tohs | $\mathrm{tscr}^{\text {/ }}$ 2-40 |  | 360 |  | 460 |  |  |
| SCLK Rise $\rightarrow$ Input Data Hold | $\mathrm{t}_{\text {HSR }}$ | 0 |  | 0 |  | 0 |  |  |
| SCLK Rise $\rightarrow$ Input Data Valid | tsRD |  | $\mathrm{t}_{\text {SCY- }}$ - 180 |  | 570 |  | 758 |  |


(3) SCLK input mode (UART mode)
$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fC}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Variable |  | 20 MHz |  | $\sqrt{16 \mathrm{MHz}}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | 2 Min | Max |  |
| SCLK Cycle | $\mathrm{T}_{\text {Scy }}$ | $4 \mathrm{~T}+20$ | V/ | 220 |  | 270 |  | ns |
| SCLK Low level Pulse width | $T_{\text {scrı }}$ | $2 \mathrm{~T}+5$ | $\cdots$ | 105 | , | 130 |  |  |
| SCLK High level Pulse width | $\mathrm{TsCry}^{\text {S }}$ | $2 \mathrm{~T}+5$ | $\cdots$ | 105 | 1 | 130 |  |  |

### 4.7 Interrupt Operation

$V_{\text {ces }}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Variable $\ll$ |  | 20 MHz |  | 16 MHz |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max |  |
| $\overline{\mathrm{NMI}}$, INTO Low Width | $\mathrm{T}_{\text {INTAL }}$ | - 4t |  | 200 |  | 250 |  | ns |
| NMI , INTO High Width | Tintar | - 4 T | 人 | 200 |  | 250 |  |  |
| WUINT0 to WUINT7, INT1 to INT7 Low Width | TINTBL | $\int 8 T+100$ | $\cdots$ | 500 |  | 600 |  |  |
| WUINT0 to WUINT7, INT1 to INT7 High Width | (7wtBr | $8 \mathrm{~T}+100$ |  | 500 |  | 600 |  |  |

### 4.8 Serial Bus Interface

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | $\mathrm{fc}=20 \mathrm{MHz}$ |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} 400 \mathrm{KHz} \\ <\text { SCK3:0>=1000 } \end{gathered}$ |  | $\begin{gathered} 100 \mathrm{KHz} \\ <\text { SCK3:0>=1111 } \end{gathered}$ |  | [SCK3:0](SCK3:0)=0011 to 0110 |  |  |
|  |  | Min | Max | Min | Max | Min | Max |  |
| SCL clock frequency | $\mathrm{f}_{\mathrm{SCL}}$ | 0 | 400 | 0 | 100 | (0) | $\mathrm{fc} /\left(2^{\mathrm{n}}+8\right)$ | KHz |
| Hold time (repeated) START condition. After this period, the first clock pulse is generated. | $\mathrm{th}_{\text {H: }}$ STA | 650 |  | 4500 |  | $2^{2^{n-1} / f c}$ |  | ns |
| Low period of the SCL clock | t Low | 1300 |  | 4700 |  | $2^{\text {h-1 } / \mathrm{fc}}$ |  |  |
| High period of the SCL clock | $\mathrm{t}_{\text {HIGH }}$ | 600 |  | 4000 |  | $\left(2^{n-1}+8\right) / \mathrm{fc}$ |  |  |
| Set-up time for a repeated START condition | $\mathrm{t}_{\text {su:STA }}$ | By software |  | By software |  | By software |  |  |
| Data hold time | $\mathrm{t}_{\mathrm{HD}: \mathrm{DAT}}$ | 0 | 900 |  | 3450 | 0 | 6/fc |  |
| Data set-up time | $t_{\text {SU:DAT }}$ | 100 |  | 250 | $\checkmark$ | $\left(2^{n-1}-6\right) / f 6$ | - |  |
| Data set-up time <br> (The case in the first bit after transfer) | $\mathrm{t}_{\text {Su:1stDAT }}$ | 100 |  | $250$ |  | $\left(2^{\mathrm{n}-1}-12\right) / \mathrm{fc}$ |  |  |
| Rise time of both SDA and SCL signals ${ }^{\text {(Note } 1)}$ | $\mathrm{t}_{\mathrm{r}}$ |  | 300 (Receive) |  | $\begin{gathered} 1000 \\ \text { Receive } \end{gathered}$ | $0$ | ) |  |
| Fall time of both SDA and SCL signals | $\mathrm{t}_{\mathrm{f}}$ |  | 300 |  | 300 |  |  |  |
| Set-up time for STOP condition | $\mathrm{t}_{\text {su:STo }}$ | 950 |  | 4200 |  | $\left(2^{n-1}+12\right) / \mathrm{fc}$ |  |  |
| Bus free time between a STOP and START condition | $\mathrm{t}_{\text {buF }}$ | By software |  | By software |  | By software |  |  |
| Capacitive load for each bus line | $\mathrm{C}_{\mathrm{b}}$ |  | 400 |  | 400 |  | 400 | pF |
| Noise margin at the Low level for each connected device (including hysteresis) | $\mathrm{V}_{\mathrm{nL}}$ | $0.2 \times V_{8}$ |  |  |  | $0.2 \times \mathrm{V}_{\mathrm{CC} 5}$ |  | V |
| Noise margin at the High level for each connected device (including hysteresis) | $\mathrm{V}_{\mathrm{nH}}$ | $0.2 \times \mathrm{V}_{\mathrm{CC}}$ |  |  |  | $0.2 \times \mathrm{V}_{\mathrm{CC} 5}$ |  | V |
| Pulse width of spikes which must be suppressed by the input filter | $\mathrm{t}_{\text {sp }}$ | 0 | 50 | $\mathrm{n} / \mathrm{a}$ | n/a | n/a | n/a | ns |

Note 1: The above values are referred to $\mathrm{V}_{\text {lymin }}$ and $\mathrm{V}_{\text {ILmax. }}$.
Note 2: The values for $\langle\operatorname{SCK} 3: 0\rangle=0011$ to $0110\left(\mathrm{n}=8\right.$ to 11) include the $t_{f} f$ and $t_{r}$ periods.


### 4.9 Serial Expansion Interface (SEI)

| $\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Parameter | Variable |  | 20 MHz |  | Unit |
| Symbol |  | Min | Max | <Min | Max |  |
| t SECLK | SECLK Cycle | 5 T | 40T | 250 | 2000 | ns |
| $\mathrm{t}_{\text {LEAD }}$ | SS fall $\rightarrow$ SECLK | 4T |  | 200 |  | ns |
| t LAG | SECLK $\rightarrow$ SS rise | 4T |  | 200 |  | ns |
| t SCKH | SECLK High Pulse Width | $\mathrm{t}_{\text {SECLK }} / 2-9$ |  | 116 |  | ns |
| t SCKL | SECLK Low Pulse Width | $\mathrm{t}_{\text {SECLK }} / 2-9$ | $\checkmark$ | 116 |  | ns |
| t su | Input Data Set-up | $\mathrm{t}_{\text {SECLK }} / 4-10$ |  | 52 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Input Data Hold | $\mathrm{t}_{\text {SECLK }} / 4$ |  | 62 |  | ns |
| t V | Output Data Valid |  | t SECLK |  | 62 | ns |
| t HO | Output Data Hold | 0 |  | 0 |  | ns |

a) SEI master $(\mathrm{CPHA}=0)$

b) SEI master (CPHA $=1$ )

c) SEI slave $(\mathrm{CPHA}=0)$

## $\overline{\mathrm{SS}}$


d) SEI slave $($ CPHA $=1)$


### 4.10 CAN Controller

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$



### 4.11 Recommended Oscillator Circuits

The following shows recommended oscillator circuits for the TMP92CD54I.
(1) Example resonator connections

(a) Connection with High-frequency oscillator

(b) Connection with Low-frequency oscillator

Figure 4.11.1 Oscillation Circuits

Note: The load capacitance on the oscillator connection pins is the sum df $C 1$ and $C 2$ in the oscillator circuit (or incorporated in a resonator) and stray board capacitance. Since the total load capacitance varies with the board layout, the resonator might fail to work properly. To prevent this problem, the board traces near the oscillator circuit should be as short as possible. It is recommended to evaluate the oscillator using the actual application board.
(2) Recommended ceramic resønators

The TMP92FD54AI highfrequency oscillator circuit has been evaluated by Murata Manufacturing Co., Ltd.For details, please contact your Murata representative.
Figure 4.11 .1 shows the recommended circuit constants for the ceramic resonator manufactured by Murata.

Table 4.11.1 Recommended ceramic resonator for the TMP92CD54AI (manufactured by Murata))

| Oscillation <br> Frequency [MHz] | Resonator Part Number |  | Parameter |  |  |  | Operating Condition |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{Cl} \\ \text { [pF] } \\ (\text { Note 1) } \end{gathered}$ | $\begin{gathered} \mathrm{C} 2 \\ {[\mathrm{pF}]} \\ (\text { Note } 1) \\ \hline \end{gathered}$ | $\begin{gathered} \mathrm{Rf} \\ {[\Omega]} \end{gathered}$ | $\begin{aligned} & \mathrm{Rd} \\ & {[\Omega]} \end{aligned}$ | Voltage [V] | Temperature [ $\left.{ }^{\circ} \mathrm{C}\right]$ |
| 8.0 | SMD | CSTCE8M00G15C()-R0 | (33) | (33) | Open | 330 | 4.5 to 5.25 | -40 to 85 |
| 10.0 | SMD | CSTCE10M0G15C()-R0) | (33) | (33) | Open | 330 |  |  |

Note 1: Enclosed in parentheses are the built-in load capacitor values.
Note 2. Part numbers and specifications of resonators manufactured by Murata are subject to change without notice. For details, please visit Murata's website at http://www.murata.co.jp.

### 4.12 Voltage Regulator

$\mathrm{V}_{\mathrm{CC} 5}=4.5 \mathrm{~V}$ to $5.25 \mathrm{~V} / \mathrm{fc}=16$ to $20 \mathrm{MHz} / \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Voltage | $\mathrm{V}_{\mathrm{CC} 5}$ | Include ripple fluctuation voltage defined as Vp-p | 4.5 | 5.0 | 5.25 | V |
| Peak-to-Peak voltage (ripple fluctuation voltage) Note) | Vp-p | Ripple frequency $\leq 100 \mathrm{~Hz}$ (Sine-wave) |  | 0 | 0.75 | V |
|  |  | Ripple frequency $>100 \mathrm{~Hz}$ (Sine-wave) |  | 0 | 0.3 | V |
|  |  | All Ripple frequency (except for Sine-wave) | - | 0 | 0.2 | V |
| Output Voltage | REGOUT | $\begin{aligned} & 4.5 \leq \operatorname{Vin} \leq 5.25 \\ & \text { ILoad }=100 \mathrm{~mA}\left(\mathrm{Vin}=\mathrm{V}_{\mathrm{CC} 5}\right) \\ & \mathrm{Ta}=-40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ | $3.0$ | 3.3 | 3.6 | V |
| Output Current | Iro | $\begin{aligned} & \text { Vin }- \text { REGOUT }=1.0 \mathrm{~V} \\ & \mathrm{Ta}=-40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  | - | 150 | mA |
| Quiescent Current | Iq | ILoad $\leq 10 \mu \mathrm{~A}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ |  |  | 100 | $\mu \mathrm{A}$ |
|  | Iq1 | $10 \mu \mathrm{~A}<\mathrm{ILoad}<100 \mathrm{~mA}, \mathrm{Ta}=25^{\circ} \mathrm{C}$ | - | - | 800 | $\mu \mathrm{A}$ |
|  | Iop | ILoad $=150 \mathrm{~mA}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$ | - | (-) | 10 | mA |
| Standby Current | Is | REGEN = 0 (Regulator Only) ( | - | 0,1 | 0.2 | $\mu \mathrm{A}$ |

$0.5[\Omega] \leq \mathrm{ESR} \leq 5.0[\Omega]$

$0.5[\Omega] \leq \mathrm{ESR} \leq 50[\Omega]$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stabilization capacitor | Cs | $\mathrm{Cb}=0,6 \mu \mathrm{~F}, \mathrm{ESR}=47 \Omega$ | 0.1 | - | 10 | $\mu \mathrm{F}$ |
| Bypass capacitor | Cb | $\mathrm{Cs}=10 \mu \mathrm{~F}, \mathrm{ESR}=47 \Omega$ (Cs $\geq \mathrm{Cb}) \quad$, | 0.6 | - | 10 | $\mu \mathrm{F}$ |
| Input capacitor | Cin (Note) | $\mathrm{Cs}=10 \mu \mathrm{~F}, \mathrm{ESR}=47 \Omega$ | 4.7 | - | 22 | $\mu \mathrm{F}$ |
| Equivalent Series <br> Resistor | ESR | $\mathrm{CS}=10 \mu \mathrm{~F}, \mathrm{Cb}=0.6 \mu \mathrm{~F}$ | 0.5 | - | 50 | $\Omega$ |

$0.5[\Omega] \leq \mathrm{ESR} \leq 100[\Omega]$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Stabilization capacitor | Cs | $\mathrm{Cb}=1.0 \mu \mathrm{~F}, \mathrm{ESR}=100 \Omega$ | 0.1 | - | 10 | $\mu \mathrm{F}$ |
| Bypass capacitor | Cb | $\mathrm{Cs}=10 \mu \mathrm{~F}, \mathrm{ESR}=100 \Omega(\mathrm{Cs} \geq \mathrm{Cb})$ | 1.0 | - | 10 | $\mu \mathrm{F}$ |
| Input capacitor | Cin (Note) | $\mathrm{Cs}=10 \mu \mathrm{~F}, \mathrm{ESR}=100 \Omega$ | 4.7 | - | 22 | $\mu \mathrm{F}$ |
| Equivalent Series Resistor | EsR | Cs = $10 \mu \mathrm{~F}, \mathrm{Cb}=1.0 \mu \mathrm{~F}$ | 0.5 | - | 100 | $\Omega$ |

Note Tantalum capacitors are recommended.


## 5. Summary of Special Function Registers

Special function registers (SFRs) are control registers for input/output ports and peripheral units. They are allocated to 1024 -byte address space from 000000 H to 0003 FFH .
(1) Input/output ports
(2) 8 -bit timers
(3) 16-bit timers
(4) Serial channels
(5) Serial expansion interface
(6) Interrupt controller
(7) DMA controller
(8) Control registers
(9) AD converter
(10) Memory controller
(11) Serial bus interface controller
(12) CAN controller
(13) RTC controller

Table format


## Symbol definitions

R/W: $\quad \mathrm{CPU}$ read and write access allowed
R: Only CPU read access allowed
$\mathrm{W}: \quad$ Only CPU write access allowed
R/S: $\quad$ CPU read access and setting(Note) allowed
R/C: $\quad$ CPU read access and clearing(Note) allowed
RMW-prohibited: Read-modify-write not allowed
(Prohibited instructions: RES/SET/TSET/CHG/STCF/ANDCF/ORCF/XORCF/etc.)
(Reserved): Cannot be set
Note: R/S and R/C bits are set or cleared when the CPU writes a 1 to them.

Table 5.1 I/O Register Address Maps (1)
[1] Port

| ADDRESS | NAME | ADDRESS | NAME |
| :---: | :---: | :---: | :---: |
| 0000H | P0 | 0010H | P4 |
| 1H | (Reserved) | 11H | (Reserved) |
| 2 H | POCR | 12H | P4CR |
| 3H | POFC | 13H | P4FC |
| 4 H | (Reserved) | 14H | (Reserved) |
| 5 H | (Reserved) | 15 H |  |
| 6 H | (Reserved) | 16H |  |
| 7H | (Reserved) | 17H |  |
| 8H | (Reserved) | 18H | (Reserved) |
| 9 H | (Reserved) | 19H | (Reserved) |
| AH | (Reserved) | 1AH | (Reserved) |
| BH | (Reserved) | 1BH | (Reserved) |
| CH | (Reserved) | 1CH | P7 |
| DH | (Reserved) | 1DH | (Reserved) |
| EH | (Reserved) | 1EH | P7CR |
| FH | (Reserved) | 1 FH | P7FC |


| ADDRESS | NAME |
| :---: | :---: |
| 0020H | (Reserved) |
| 21H | (Reserved) |
| 22 H | (Reserved) |
| 23H | (Reserved) |
| 24H | (Reserved) |
| 25H | (Reserved) |
| 26H | (Reserved) |
| 27H | (Reserved) |
| 28H | (Reserved) |
| 29H | (Reserved) |
| 2AH | (Reserved) |
| 2 BH | (Reserved) |
|  | (Reserved) |
| 2 DH | (Reserved) |
| 2EH | (Reserved) $\gg$ |
| 2 FH | (Reserved) |


| ADDRESS | NAME |
| ---: | :--- |
| 0030 H | PC |
| 31 H | (Reserved) |
| 32 H | PCCR |
| 33 H | PCFC |
| 34 H | PD |
| 35 H | (Reserved) |
| 36 H | PDCR |
| 37 H | PDFC |
| 38 H | (Reserved) |
| 39 H | (Reserved) |
| 3 AH | (Reserved) |
| 3 BBH | (Reserved) |
| 33 CH | PF |
| $3 D \mathrm{H}$ | (Reserved) |
| 3 EF | PFCR |
| $3 F \mathrm{H}$ | PFFC |


| ADDRESS | NAME |
| :---: | :---: |
| 0040H | PG |
| 41H | (Reserved) |
| 42 H | (Reserved) |
| 43H | (Reserved) |
| 44 H | (Reserved) |
| 45 H | (Reserved) |
| 46H | (Reserved) |
| 47\% | (Reserved) |
| 48 H | (Reserved) |
| 49H | (Reseryed) |
| 4AH | (Reserved) |
| 4BH | (Reserved) |
| 4CH | (Reserved) |
| 4DH | (Reserved) |
| 4EH | (Reserved) |
| 4FH | (Reserved) |


| ADDRESS | NAME |
| ---: | :--- |
| 0050 H | (Reserved) |
| 51 H | (Reserved) |
| 52 H | (Reserved) |
| 53 H | (Reserved) |
| 54 H | PL |
| 55 H | (Reserved) |
| 56 H | (Reserved) |
| 5 57H | (Reserved) |
| 58 H | PM |
| 59 H | PMQDE |
| 5AH | PMCR |
| 5BH | PMFC |
| 5CH | RN |
| 5DH | PNODE |
| 5EH | PNCR |
| 5FH | PNFC |

[2] SEI

| ADDRESS | NAME |
| ---: | :--- |
| 0060 H | SECRO |
| 61 H | SESRO |
| 62 H | SEDRO |
| 63 H | (Reserved) |
| 64 H | (Reserved) |
| 65 H | (Reserved) |
| 66 H | (Reserved) |
| 67 H | (Reserved) |
| 68 H | (Reserved) |
| 69 H | (Reserved) |
| 6 AH | (Reserved) |
| 6 BH | (Reserved) |
| 6 CH | (Reserved) |
| 6 CHH | (Reserved) |
| 6 EH | (Reserved) |
| 6 FH | (Reserved) |


| ADDRESS | NAME |
| ---: | :--- |
| 0070 H | (Reserved) |
| 71 H | (Reserved) |
| 72 H | (Reserved) |
| 73 H | (Reserved) |
| 74 H | (Reserved) |
| 75 H | (Reserved) |
| 76 H | (Reserved) |
| 77 H | (Reserved) |
| 78 H | (Reserved) |
| 79 H | (Reserved) |
| 7 AH | (Reserved) |
| 7 BH | (Reserved) |
| 7 CH | (Reserved) |
| 7 mH | (Reserved) |
| 7 FH | (Reserved) |
| 7 FH | (Reserved) |

Note Do not access reserved registers.

Table 5.2 I/O Register Address Map (2)
[3] 8-bit timers:

| ADDRESS | NAME |
| ---: | :--- |
| 0080 H | TRUNO1 |
| 81 H | (Reserved) |
| 82 H | TREG0 |
| 83 H | TREG1 |
| 84 H | TMOD01 |
| 85 H | TFFCR1 |
| 86 H | (Reserved) |
| 87 H | (Reserved) |
| 88 H | TRUN23 |
| 89 H | (Reserved) |
| 8 AH | TREG2 |
| 8 BBH | TREG3 |
| 8 CH | TMOD23 |
| 8 BDH | TFFCR3 |
| 8 BEH | (Reserved) |
| 8 BFH | (Reserved) |


| ADDRESS | NAME |
| :---: | :---: |
| 0090H | TRUN45 |
| 91H | (Reserved) |
| 92H | TREG4 |
| 93H | TREG5 |
| 94H | TMOD45 |
| 95H | TFFCR5 |
| 96H | (Reserved) |
| 97H | (Reserved) |
| 98H | TRUN67 |
| 99 H | (Reserved) |
| 9AH | TREG6 |
| 9BH | TREG7 |
| 9 CH | TMOD67 |
| 9DH | TFFCR7 |
| 9EH | (Reserved) |
| 9 FH | (Reserved) |

[4] 16-bit timers:

[6] INTC:

| ADDRESS | NAME |
| ---: | :--- |
| OODOH | INTE12 |
| D1H | INTE34 |
| D2H | INTE56 |
| D3H | INTE7 |
| D4H | INTET01 |
| D5H | INTET23 |
| DGH | INTET45 |
| DDTH | INTET67 |
| DSH | INTET89 |
| D9H | INTETAB |
| DAH | INTETO8A |
| DBH | INTESO |
| DCH | INTES1 |
| DDH | INTECRT |
| DEH | INTECG |
| DFH | INTESEE0 |


| ADDRESS | NAME |
| ---: | :--- |
| OOEOH | INTESEDO |
| E1H | INTERTC |
| E2H | INTESB2 |
| ESH | INTESBO |
| E4H | INTESB1 |
| E5H | INTMKO |
| E6H | INTMK1 |
| E7H | INTMK2 |
| E8H | INTMK3 |
| E9H | INTMK4 |
| EAH | INTMK5 |
| EBH | (Reserved) |
| ECH | WUPFLAG |
| EDH | WUPMOD |
| EEH | WUPEDGE |
| EFH | WUPMASK |


| ADDRESS | NAME |
| ---: | :--- |
| 00FOH | INTEOAD |
| F1H | INTETC01 |
| F2H | INTETC23 |
| F3H | INTETC45 |
| F4H | INTETC67 |
| F5H | (Reserved) |
| F6H | IIMC |
| F7H | INTNMWDT |
| F8H | INTCLR |
| F9H. | (Reserved) |
| FAH | (Reserved) |
| FBH | (Reserved) |
| FCH | (Reserved) |
| FDH | (Reserved) |
| FEH | (Reserved) |
| FFH | (Reserved) |

[5] SIO:

| ADDRESS | NAME |
| :---: | :---: |
| OOCOH | SCobu |
| C1H | SCOCR |
| C2H | scomodo |
| СЗ | Brocr |
| C4H | broadd |
| C5H | SCOMOD1 |
| C6H | (Reserved) |
| 7 H | (Reserved) |
| C8H | sC1BUF |
| С9н | scicr |
| САН | scimoda |
| Свн | BR1CR |
| CCH | bRIADD |
| CDH | SC1MOD1 |
| СЕе | (Reserved) |
| CFH | (Reserved) |

Note Do not access the without allocated names.


Table 5.3 I/O Register Address Map (3)
[6] INTC:

| ADDRESS | NAME |
| :---: | :---: |
| 0100H | DMAOV |
| 101H | DMA1V |
| 102H | DMA2V |
| 103H | DMA3V |
| 104H | DMA4V |
| 105H | DMA5V |
| 106H | DMA6V |
| 107H | DMA7V |
| 108H | DMAB |
| 109H | DMAR |
| 10AH | CLKMOD |
| 10BH | (Reserved) |
| 10CH | (Reserved) |
| 10DH | (Reserved) |
| 10EH | (Reserved) |
| 10FH | (Reserved) |

[7] WDT:

| ADDRESS | NAME |
| :---: | :---: |
| 0110H | WDMOD |
| 111H | WDCR |
| 112H | (Reserved) |
| 113H | (Reserved) |
| 114H | (Reserved) |
| 115H | (Reserved) |
| 116H | (Reserved) |
| 117H | (Reserved) |
| 118H | RTCCR |
| 119H | RTCFC |
| 11AH | (Reserved) |
| 118H | (Reserved) |
| 11 CH | (Reserved) |
| 11DH | (Reserved) |
| 11EH | (Reserved) |
| 11FH | (Reserved) |

[8] 10-bit ADC:

| ADDRESS | NAME | ADDRESS | NAME |
| :---: | :---: | :---: | :---: |
| 0120H | ADREGOL | 0130H | ADREG8L |
| 121H | ADREGOH | 131H | ADREG8H |
| 122H | ADREG1L | 132H | ADREG9L |
| 123H | ADREG1H | 133H | ADREG9H |
| 124H | ADREG2L | 134 H | ADREGAL |
| 125H | ADREG2H | 135H | ADREGAH |
| 126H | ADREG3L | 136H | ADREGBL |
| 127H | DREG | 137H | ADREGBH |
| 128H | ADREG4 | 138 H | ADMOD0 |
| 129 H | ADREG4H | 139H | ADMOD1 |
| 12AH | ADREG5L | 13AH | (Reserved) |
| 12BH | ADREG5H | 13 BH | (Reserved) |
| 12 CH | ADREG6L | 13 C | (Reserved) |
| 12 DH | ADREG6H | 13DH | (Reserved) |
| 12EH | ADREG7L $>$ | 13EH | (Reserved) |
| 12 FH | ADREG7H | 13 FH | (Reserved) |

[9] MEMC:

| ADDRESS | NAME |
| :---: | :---: |
| 0140H | (Reserved) |
| 141H | (Reserved) |
| 142H | (Reserved) |
| 143H | (Reserved) |
| 144H | (Reserved) |
| 145H | (Reserved) |
| 146H | (Reserved) |
| 147H | (Reserved) |
| 148H | BCSL |
| 149H | BCSH |
| 14AH | MAMR |
| 14BH | MSAR |
| 14CH | (Reserved) |
| 14DH | (Réserved) |
| 14EH | (Reserved) |
| 14FH | (Reserved) |


| ADDRESS | NAME |
| :---: | :---: |
| 0150H | (Reserved) |
| 151H | (Reserved) |
| 152H | (Reserved) |
| 153H | (Reserved) |
|  |  |
| 154H | (Reserved) |
| 155 H | (Reserved) |
| 156 | (Reserved) |
| 157.7. | (Reserved) |
| 158 H | (Reserved) |
| 159 H | (Reserved) |
| 15AH | (Reserved) |
| 15BH | (Reserved) |
| 15CH | (Reserved) |
| 15DH | (Reserved) |
| 15EH | (Reserved) |
| 15FH | (Reserved) |

[10] SBI:

| ADDRESS | NAME |
| :---: | :---: |
| 0170H | SBIOCR1 |
| 171H | SBIODBR |
| 172H | I2COAR |
| 173H | $\begin{aligned} & \text { SBIOCR2 } \\ & \text { /SBIOSR } \end{aligned}$ |
| 174H | SBIOBRO |
| 175H | SBIOBR1 |
| 176H | (Reserved) |
| 177H | (Reserved) |
| 178H | SBI1CR1 |
| 179H | SBIIDBR |
| 17AH | I2C1AR |
| 17BH | SBI1CR2 /SBIISR |
| 17CH | SBI1BR0 |
| 17DH | SBI1BR1 |
| 17EH | (Reserved) |
| 17FH | (Reserved) |

Note: This register is contained only in the TMP92FD54AI. It does not exist in the TMP92CD54I.

Table 5.4 I/O Register Address Map (4)
[10] SBI:

| ADDRESS | NAME |
| :---: | :---: |
| 0180H | SBI2CR1 |
| 181H | SBI2DBR |
| 182H | I2C2AR |
| 183H | $\begin{gathered} \mathrm{SBI} 2 \mathrm{CR} 2 \\ \text { /SBI2SR } \end{gathered}$ |
| 184H | SBI2BR0 |
| 185H | SBI2BR1 |
| 186H | (Reserved) |
| 187H | (Reserved) |
| 188H | (Reserved) |
| 189H | (Reserved) |
| 18AH | (Reserved) |
| 18BH | (Reserved) |
| 18 CH | (Reserved) |
| 18DH | (Reserved) |
| 18EH | (Reserved) |
| 18FH | (Reserved) |


| ADDRESS | NAME |
| ---: | :--- |
| 0190 H | (Reserved) |
| 191 H | (Reserved) |
| 192 H | (Reserved) |
| 193 H | (Reserved) |
| 194 H |  |
| 195 H | (Reserved) |
| 1 (Reserved) |  |
| 196 H | (Reserved) |
| 197 H | (Reserved) |
| 198 H | (Reserved) |
| 199 H | (Reserved) |
| 19 AH | (Reserved) |
| 19 H | (Reserved) |
| 19 CH | (Reserved) |
| 19 DH | (Reserved) |
| 19 EH | (Reserved) |
| 19 FH | (Reserved) |


| ADDRESS | NAME | ADDRESS | NAME |
| :---: | :---: | :---: | :---: |
| 01A0H | (Reserved) | 01B0H | (Reserved) |
| 1A1H | (Reserved) | 1B1H | (Reserved) |
| 1A2H | (Reserved) | 1B2H | (Reserved) |
| 1A3H | (Reserved) | 183H | (Reserved) |
| 1A4H | (Reserved) | 1B4H | (Reserved) |
| 1A5H | (Reserved) | 1B5H | (Reserved) |
| 1A6H | (Reserved) | 1B6H | (Reserved) |
| 1A7H | (Reserved) | 1B7H | (Reserved) |
| 1A8H | (Reserved) $)$ | 1B8H | (Reserved) |
| 1 A 9 H | (Reserved) | 189H | (Reserved) |
| 1AAH | (Reserved) | 1BAH | (Reserved) |
| 1 ABH | (Reserved) | 1BBH | (Reserved) |
| 1 A | (Reserved) | 1 BC | (Reserved) |
| ADH | (Reserved) | 1 BD | (Reserved) |
| 1AEH | (Reserved) | 1BEH | (Reserved) |
| IAFH | (Reserved) | BEH | (Reserved) |


| ADDRESS | NAME |
| ---: | :--- |
| 01 COH | (Reserved) |
| 1 C 1 H | (Reserved) |
| 1 C 2 H | (Reserved) |
| 1 C 3 H | (Reserved) |
| 1 C 4 H | (Reserved) |
| 1 C 5 H | (Reserved) |
| 1 C 6 H | (Reserved) |
| 1 C 7 H | (Reserved) |
| 1 C 8 H | (Reserved) |
| 1 C 9 H | (Reserved) |
| 1 CAH | (Reserved) |
| 1 CBH | (Reserved) |
| 1 CCH | (Reserved) |
| 1 CDH | (Reserved) |
| 1 CEH | (Reserved) $)$ |
| 1 CFH | (Reserved) |




| ADDRESS | NAME |
| :---: | :---: |
| 01FOH | (Reserved) |
| 1F1H | (Reserved) |
| 1F2H | (Reserved) |
| 1F3H | (Reserved) |
| 1F4H | (Reserved) |
| 1F5H | (Reserved) |
| 1F6H | (Reserved) |
| 1F7H | (Reserved) |
| 1F8H | (Reserved) |
| 1F9H | (Reserved) |
| 1FAH | (Reserved) |
| 1FBH | (Reserved) |
| 1FCH | (Reserved) |
| 1FDH | (Reserved) |
| 1FEH | (Reserved) |
| 1FFH | (Reserved) |

Note: Do not access the without atlocated names.


Table 5.5 I/O Register Address Map (5)
[11] CAN:

| ADDRESS | NAME |
| :---: | :---: |
| 0200H | MBOMIOL |
| 201H | MBOMIOH |
| 202H | MB0MI1L |
| 203H | MB0MI1H |
| 204H | MBOMCFL |
| 205H | MBOMCFH |
| 206H | MBODO |
| 207H | MB0D1 |
| 208H | MB0D2 |
| 209H | MB0D3 |
| 20AH | MB0D4 |
| 20BH | MB0D5 |
| 20CH | MB0D6 |
| 20DH | MB0D7 |
| 20EH | MBOTSVL |
| 20FH | MBOTSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0210H | MB1MIOL |
| 211H | MB1MIOH |
| 212H | MB1MI1L |
| 213H | MB1MI1H |
| 214H | MB1MCFL |
| 215H | MB1MCFH |
| 216H | MB1D0 |
| 217H | MB1D1 |
| 218 H | MB1D2 |
| 219H | MB1D3 |
| 21AH | MB1D4 |
| 21BH | MB1D5 |
| 21 CH | MB1D6 |
| 21DH | MB1D7 |
| 21EH | MB1TSVL |
| 21FH | MB1TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0220H | MB2MIOL |
| 221H | MB2MIOH |
| 222H | MB2MI1L |
| 223H | MB2MI1H |
| 224H | MB2MCFL |
| 225H | MB2MCF |
| 226 H | MB2D0 |
| 227H | MB2D1 |
| 228H | MB2D2 |
| 229H | MB2D3 |
| 22AH | MB2D4 |
| 22BH | MB2D5 |
| 22 CH | MB2D6 |
| 22 DH | MB2D7 |
| 22EH | MB2TSVL |
| -22FH | MB2TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0230H | MB3MIOL |
| 231H | MB3MIOH |
| 232H | MB3MI1L |
| 233H | MB3MI1H |
| $\int 234 \mathrm{H}$ | MB3MCFL |
| 235H | MB3MCFH |
| 236H | MB3D0 |
| 237H | MB3D1 |
| 238 H | MB3D2 |
| 239H | MB3D3 |
| 23AH | MB3D4 |
| 23BH | MB3D5 |
| 23 CH | MB3D6 |
| 23DH | MB3D7 |
| 23EH | MB3TSVL |
| 23 FH | MB3TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0240H | MB4MIOL |
| 241H | MB4MIOH |
| 242H | MB4MI1L |
| 243H | MB4MI1H |
| 244H | MB4MCFL |
| 245H | MB4MCFH |
| 246H | MB4D0 |
| 247\% | MB4D1 |
| 248H | MB4D2 |
| 249H | MB4D3 |
| 24AH | MB4D4 |
| 24BH | MB4D5 |
| 24 CH | MB4D6 |
| 24DH | MB4D7 |
| 24EH | MB4TSVL |
| 24FH | MB4TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0250H | MB5MIOL |
| 251H | MB5MIOH |
| 252 H | MB5M114 |
| 253H | MB5MILH |
| 254 H | MB5MCFL |
| 255H | MB5MCFH |
| 256 H | MB5D0 |
| 2257 H | MB5D1 |
| 258H | MB5D2 |
| 259H | MB5D3 |
| 25AH | MB5D4 |
| 25BH | MB5D5 |
| 25 CH | MB5D6 |
| 25DH | MB5D7 |
| 25EH | MB5TSVL |
| 25FH | MB5TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| $\begin{array}{r} 0260 \mathrm{H} \\ 261 \mathrm{H} \\ 262 \mathrm{H} \\ 263 \mathrm{H} \end{array}$ | MB6MIOL MB6MIOH MB6MI1L MB6M11H |
| $\begin{array}{r} 264 \mathrm{H} \\ 265 \mathrm{H} \\ 266 \mathrm{H} \\ 267 \mathrm{H} \end{array}$ | MB6MCFL <br> MB6MCFH <br> MB6D0 <br> MB6D1 |
| $\text { \& } \quad \begin{aligned} & 268 H \\ & 269 H \\ & 26 A H \\ & 26 B H \end{aligned}$ | MB6D2 <br> MB6D3 <br> MB6D4 <br> MB6D5 |
| $\begin{aligned} & 26 \mathrm{CH} \\ & 26 \mathrm{DH} \\ & 26 \mathrm{EH} \\ & 26 \mathrm{FH} \end{aligned}$ | MB6D6 <br> MB6D7 <br> MB6TSVL <br> MB6TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0270H | MB7MIOL |
| 271H | MB7MIOH |
| 272H | MB7MI1L |
| 273H | MB7MI1H |
| 274H | MB7MCFL |
| 275H | MB7MCFH |
| 276H | MB7D0 |
| 277H | MB7D1 |
| 278H | MB7D2 |
| 279 H | MB7D3 |
| 27AH | MB7D4 |
| 27BH | MB7D5 |
| 27CH | MB7D6 |
| 27DH | MB7D7 |
| 27EH | MB7TSVL |
| 27FH | MB7TSVH |

Note Do not access the without allocated names.


Table 5.6 I/O Register Address Map (6)
[11] CAN:

| ADDRESS | NAME |
| :---: | :---: |
| 0280H | MB8MIOL |
| 281H | MB8MIOH |
| 282H | MB8MI1L |
| 283H | MB8MI1H |
| 284H | MB8MCFL |
| 285H | MB8MCFH |
| 286H | MB8D0 |
| 287H | MB8D1 |
| 288H | MB8D2 |
| 289H | MB8D3 |
| 28AH | MB8D4 |
| 28BH | MB885 |
| 28CH | MB8D6 |
| 28DH | MB8D7 |
| 28EH | MB8TSVL |
| 28FH | MB8TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 0290H | MB9MIOL |
| 291H | MB9MIOH |
| 292H | MB9MI1L |
| 293H | MB9MI1H |
| 294H | MB9MCFL |
| 295H | MB9MCFH |
| 296H | MB9D0 |
| 297H | MB9D1 |
| 298H | MB9D2 |
| 299H | MB9D3 |
| 29AH | MB9D4 |
| 29BH | MB9D5 |
| 29CH | MB9D6 |
| 29DH | MB9D7 |
| 29EH | MB9TSVL |
| 29FH | MB9TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 02AOH | MB10MIOL |
| 2A1H | MB10MIOH |
| 2A2H | MB10MI1L |
| 2A3H | MB10MI1H |
| 2A4H | MB10MCFL |
| 2A5H | MB10MCF |
| 2A6H | MB10D0 |
| 2A7H | MB10D1. |
| 2 A 8 H | MB10D2 |
| 2A9H | MB10D3 |
| 2AAH | MB10D4 |
| 2ABH | MB1005 |
| 2 ACH | MB10D6 |
| 2 ADH | MB10D7 |
| 2AEH | MB10TSVL |
| 2AFH | MB10TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 02B0H | MB11MIOL |
| 2B1H | MB11MIOH |
| 2B2H | MB11MI1L |
| 2B3H | MB11MI1H |
| $\int 2 \mathrm{~B} 4 \mathrm{H}$ | MB11MCFL |
| 2B5H | MB11MCFH |
| 2B6H | MB11D0 |
| 2B7H | MB11D1 |
| 2B8H | MB11D2 |
| 2B9H | MB11D3 |
| 2BAH | MB11D4 |
| 2BBH | MB11D5 |
| 2 BCH | MB11D6 |
| 2 BDH | MB11D7 |
| 2BEH | MB11TSVL |
| 2BFH | MB11TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 02 COH | MB12MIOL |
| 2C1H | MB12MIOH |
| 2C2H | MB12MI1L |
| 2C3H | MB12MI1H |
| 2C4H | MB12MCFL |
| 2C5H | MB12MCFH |
| 2C6H | MB12D0 |
| 2C7H | MB12D1 |
| 2C8H | MB12D2 |
| $2 \mathrm{C9H}$ | MB12D3 |
| 2САН | MB12D4 |
| 2CBH | MB12D5 |
| 2 CCH | MB12D6 |
| 2CDH | MB12D7 |
| 2CEH | MB12TSVL |
| 2CFH | MB12TSVM |


| ADDRESS | NAME |
| :---: | :---: |
| 02DOH | MB13MIOL |
| 2D1H | MB13M10- |
| 2D2H | MB13MILL |
| 2D3H | MB13MI1H |
| 2D4H | MB13MCFL |
| 2D5H | MB13MCFH |
| 2D6H | MB13D0 |
| 2007H | MB13D1 |
| 2D8H | MB13D2 |
| 2D9H | MB13D3 |
| 2DAH | MB13D4 |
| 2DBH | MB13D5 |
| 2DCH | MB13D6 |
| 2DDH | MB13D7 |
| 2DEH | MB13TSVL |
| 2DFH | MB13TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| $\begin{aligned} & 02 E 0 H \\ & 2 E 1 H \\ & 2 E 2 H \\ & 2 E 3 H \end{aligned}$ | MB14MIOL <br> MB14MIOH <br> MB14M/1L <br> MB14MI1H |
| $\begin{array}{r} 2 \mathrm{E} 4 \mathrm{H} \\ 2 \mathrm{E} 5 \mathrm{H} \\ 2 \mathrm{E} 6 \mathrm{H} \\ 2 \mathrm{E} 7 \mathrm{H} \end{array}$ | MB14MCFL <br> MB14MCFH <br> MB14D0 <br> MB14D1 |
| $今 \begin{aligned} & 2 E 8 H \\ & 2 E 9 H \\ & 2 E A H \\ & 2 E B H \end{aligned}$ | MB14D2 <br> MB14D3 <br> MB14D4 <br> MB14D5 |
| $\begin{aligned} & 2 E C H \\ & 2 E D H \\ & 2 E E H \\ & 2 E F H \end{aligned}$ | MB14D6 <br> MB14D7 <br> MB14TSVL <br> MB14TSVH |


| ADDRESS | NAME |
| :---: | :---: |
| 02FOH | MB15MIOL |
| 2F1H | MB15MIOH |
| 2F2H | MB15MI1L |
| 2 F 3 H | MB15MI1H |
| 2F4H | MB15MCFL |
| 2F5H | MB15MCFH |
| 2F6H | MB15D0 |
| 2F7H | MB15D1 |
| 2F8H | MB15D2 |
| $2 \mathrm{F9H}$ | MB15D3 |
| 2FAH | MB15D4 |
| 2FBH | MB15D5 |
| 2FCH | MB15D6 |
| 2FDH | MB15D7 |
| 2FEH | MB15TSVL |
| 2FFH | MB15TSVH |

Note Do not access the without allocated names.


Table 5.7 I/O Register Address Map (7)
[11] CAN:

| ADDRESS | NAME | ADDRESS | NAME |
| :---: | :---: | :---: | :---: |
| 0300H | MCL | 0310H | LAMOL |
| 301H | MCH | 311H | LAMOH |
| 302H | MDL | 312H | LAM1L |
| 303H | MDH | 313 H | LAM1H |
| 304H | TRSL | 314H | GAMOL |
| 305H | TRSH | 315H | GAMOH |
| 306H | TRRL | 316H | GAM1L |
| 307H | TRRH | 317H | GAM1H |
| 308 H | TAL | 318H | MCRL |
| 309H | TAH | 319H | MCRH |
| 30AH | AAL | 31AH | GSRL |
| 30BH | AAH | 31BH | GSRH |
| 30CH | RMPL | 31 CH | BCR1L |
| 30DH | RMPH | 31DH | BCR1H |
| 30EH | RMLL | 31EH | BCR2L |
| 30FH | RMLH | 31 FH | BCR2H |



| ADDRESS | NAME |
| :---: | :---: |
| 0330H | TSPL |
| 331H | TSPH |
| 332H | TSCL |
| 333H | TSCH |
| 334 H | (Reserved) |
| 335H | (Reserved) |
| 336H | (Reserved) |
| 337H | (Reserved) |
| 338 H | (Reserved) |
| 339H | (Reserved) |
| 33AH | (Reserved) |
| 33 BH | (Reserved) |
| 33 CH | (Reserved) |
| 33DH | (Reserved) |
| 33EH | (Reserved) |
| 33 FH | (Reserved) |


| ADDRESS | NAME |
| ---: | :---: |
| 0340 H <br> to <br> 3FFH |  |


(1) Input/output ports

Port0

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P0 | Port 0 <br> Register | OOH | P07 | P06 | P05 | P04 | P03 | P02 | P01 | P00 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Input/Output |  |  |  |  |  |  |  |
| POCR | Port 0 Control Register | 02H <br> (no RMW) | P07C | P06C | P05C | P04C | P03C | PO2C | P01C | P00C |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0:Input 1:Output// |  |  |  |  |  |  |  |
| POFC | Port 0 <br> Function <br> Register | 03H <br> (no RMW) | - | - | - | - | $\cdots$ | - | - | POF |
|  |  |  |  |  |  |  |  |  |  | W |
|  |  |  | - | - | - | - | - | - | - | 0 |
|  |  |  | $0:$ PORT 1:Data Bus (D7 to D0) |  |  |  |  |  |  |  |

Port4

| Symbol | Name | Address | 7 | 6 | 5 | (4) | 3 | 2 | ( 7 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| P4 | Port 4 Register | 10H | P47 | P46 | P45 | $\mathrm{r}_{\mathrm{R} 44}$ | P43 |  | - 41 | P40 |
|  |  |  | P47 P46 |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | $>0$ | - | 0 | 0 | 0 |
|  |  |  | Input/Output |  |  |  |  |  |  |  |
| P4CR | Port 4 Control Register | $\begin{gathered} 12 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | P47C | P46C P45C) |  | P44C | P43C P P42C |  | P41C | P40C |
|  |  |  | m m en men |  |  |  |  |  |  |  |
|  |  |  | 0 |  | 6 | 6 | 0 | 0 | 0 | 0 |
|  |  |  | 0:tnput 1:0utput |  |  |  |  |  |  |  |
| P4FC | Port 4 Function Register | $\begin{gathered} \text { 13H } \\ \text { (no RMW) } \end{gathered}$ | P47F | P46F | P45F | P44F | P43F | P42F | P41F | P40F |
|  |  |  | w |  |  |  |  |  |  |  |
|  |  |  | 0 | So | , | 0 | 0 | 0 | , | 0 |
|  |  |  | $\begin{aligned} & \text { 0:Port } \\ & 1: A 7 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { 0:Poprt } \\ \hline \text { 1:A6 } \\ \hline \end{array}$ | $\begin{aligned} & \hline \text { 0:Port } \\ & \text { 1:A5 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { O:Ront } \\ & \hline 1: A 4 \\ & \hline \end{aligned}$ | $\begin{array}{\|l\|l\|} \hline \text { 0:Port } \\ \text { 1:A3 } \\ \hline \end{array}$ | $\begin{aligned} & \text { 0:Port } \\ & \text { 1:A2 } \end{aligned}$ | $\begin{aligned} & \text { 0:Port } \\ & \text { 1:A1 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { 0:Port } \\ & \text { 1:A0 } \end{aligned}$ |


| P4CR | PAFC | P47 | P46 | (845 | P44 | P43 | P42 | P41 | P40 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | a/ | Input Port |  |  |  |  |  |  |  |
| 1 | 0 | $\bigcirc \quad$ Output Port |  |  |  |  |  |  |  |
| 1 | 1 | (Reserved) |  |  |  |  |  |  |  |
| 0 < | 1 | A7 to A0 |  |  |  |  |  |  |  |

Port7


Note: To switch the P72 output from C-MOS to open-drain output, set PNODE<ODE72> to 1.

PortC


PortD

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PD | Port D | 34 H | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PDO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Input/Output |  |  |  |  |  |  |  |
| PDCR | Port D <br> Control <br> Register | $\begin{gathered} 36 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | PD7C | PD6C | PD5C | PD4C | PD3C | PD2C | PD1C | PDOC |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | a | 0 | 0 |
|  |  |  | 0:Input 1:Output |  |  |  |  |  |  |  |
| PDFC | Port D <br> Function Register | $\begin{gathered} 37 \mathrm{H} \\ \text { (no RMW) } \end{gathered}$ | PD7F | PD6F | PD5F | PD4F | PD3F | PD2F | PD1F | PDOF |
|  |  |  | $w \gg$ |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | 0:Port | 0 :Port | 0 :Port | 0:Port | $0:$ Port | 0:Port | 0 :Port | 0 :Port |
|  |  |  | WUINT7 | WUINT6 | TIB | INT7 | wUINT3 | WUINT2 | INT6 | INT5 |
|  |  |  | 1:TOB | 1:TOA | WUINT5 | TIA | 1:T09 | :T08 | T19 | TI8 |
|  |  |  | A23 | A22 | 1:A21 | $\begin{aligned} & \text { WUNTA } \\ & 1: A 20 \end{aligned}$ | A19 | A18 | $\begin{aligned} & \text { WUINT1 } \\ & 1: \mathrm{A} 17 \end{aligned}$ | $\begin{gathered} \text { wUINT0 } \\ \text { 1:A16 } \end{gathered}$ |


| PDCR | PDFC | PD7 | PD6 | PD5 | PD4 | PD3 | PD2 | PD1 | PD0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | Input Port, WUINT6 | Input Port, TBI, wuInts | Input <br> Port, <br> INT7, <br> TIA, <br> WUINT4 | Input <br> Port. WUINT3 | Input <br> Port, WUINT2 | Input <br> Port, <br> INT6, TI9, WUINT1 | Input <br> Port, INT5, TI8, WUINTO |
| 1 | 0 | < Output Port |  |  |  |  |  |  |  |
| 1 | 1 | TOB |  | TIB, WUINT5 | TIA, INT7, WUINT4 |  | TO8 | TI9, INT6, WUINT1 | TI8, INT5, WUINTO |
| 0 | 1 | A23 | A22 | A21 | A20 | A19 | A18 | A17 | A16 |




PortF


PortG

| Symbol | Name | Address | 7 | 6 | (5) | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PG | Port G Register |  | PG7 | PG6 | P65 | PG4 | PG3 | PG2 | PG1 | PG0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | $\rangle$ Input |  |  |  |  |  |  |  |

PortL

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

PortM

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PM | Port M | 58H | - | - | - | PM4 | PM3 | PM2 | PM1 | PM0 |
|  |  |  |  |  |  | R/W |  |  |  |  |
|  |  |  | - | - | - | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  |  | 4nput/Output |  |  |  |  |
| PMODE | Port M <br> Open <br> Drain <br> Enable <br> Register | 59H | - | - | - | - | ODEM3 | ODEM2 | ODEM1 | - |
|  |  |  |  |  |  | R/W |  |  |  |  |
|  |  |  | - | - | - | - | 0 | Q | 0 | - |
|  |  |  |  |  |  |  | PM3 <br> Output <br> 0:CMOS <br> 1:Open <br> Drain | PM2 Output 0:CMOS 1:Open Drain | PM1 <br> Output <br> 0:CMOS <br> 1:Open <br> Drain |  |
| PMCR | Port M <br> Control <br> Register | $\begin{gathered} 5 A H \\ \text { (no RMW) } \end{gathered}$ | - | - | - | PM4C | RM3C | PM2C | PM1C | PMOC |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | - | - | - |  |  |  |  | 0 |
|  |  |  |  |  |  |  |  |  |  |  |
| PMFC | Port M <br> Function <br> Register | $\begin{gathered} 5 B H \\ \text { (no RMW) } \end{gathered}$ | - | - | - | PM4E | PM3F | PM2E | PM1F | PMOF |
|  |  |  |  |  |  | $\cdots$ |  | W | $\bigcirc$ |  |
|  |  |  | - | - |  | $\bigcirc$ | 0 | $\bigcirc 0$ | 0 | 0 |
|  |  |  |  |  |  | 0:Port <br> 1:SCK2 | 0 :Port 1:SECLK A11 | 0;POrt 1.MISO A10 | 0 :Port <br> 1:MOSI <br> A9 | $\begin{aligned} & \text { 0:Port } \\ & \text { 1: } \overline{\text { SS }} \\ & \text { A8 } \end{aligned}$ |



PortN

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PN | PORTN | 5 CH | - | PN6 | PN5 | PN4 | PN3 | PN2 | PN1 | PN0 |
|  |  |  |  | R/W |  |  |  |  |  |  |
|  |  |  | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | Input/Output |  |  |  |  |  |  |
| PNODE | Port N Open Drain Enable Register | 5DH | ODE72 | ODEN6 | ODEN5 | ODEN4 | - | ODEN2 | ODEN1 | - |
|  |  |  | R/W |  |  |  |  | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | - | 0 | 0 | - |
|  |  |  | P72 <br> Output <br> 0:CMOS <br> 1:Open <br> Drain | PN6 <br> Output <br> 0:CMOS <br> 1:Open <br> Drain | PN5 Output 0:CMOS 1:Open Drain | PN4 <br> Output <br> 0:CMOS <br> 1:Open <br> Drain |  |  | PN1 <br> Output <br> 0:CMOS <br> 1:Open <br> Drain |  |
| PNCR | Port N Control Register | 5EH <br> (no RMW) | - | PN6C | PN5C | PN4C | RN3C | PN2C | PN1C | PNOC |
|  |  |  |  | N w |  |  |  |  | $\rightarrow$ ) |  |
|  |  |  | - | 0 | 0 | 0 | 0 |  | 0 | 0 |
|  |  |  |  | 7 0:Input 1:Output |  |  |  |  |  |  |
| PNFC | Port N <br> Function <br> Register | 5FH <br> (no RMW) | - | PN6F | PN5F | PN4E PN3F PN2F PN1F PNOF |  |  |  |  |
|  |  |  |  | W |  |  |  |  |  |  |
|  |  |  | - | 0 | ${ }^{\circ}$ | 0 | 0 | $\cdots 0$ | 0 | 0 |
|  |  |  |  | $\begin{aligned} & \text { 0:Port } \\ & \text { 1:SO2 } \\ & \text { SDA2 } \\ & \text { A15 } \end{aligned}$ | $\begin{gathered} 0: \text { Rort } \\ \text { SI1 } \\ \text { 1:SCL1 } \\ \text { A14 } \end{gathered}$ | $\begin{gathered} \text { 0:Port } \\ \text { 1:SO1 } \\ \text { SDA1 } \\ \text { A13 } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { 0:Port } \\ & \text { 1:SCK1 } \\ & \text { A12 } \end{aligned}$ |  | 0 :Port 1:SO0 SDAO | $\begin{aligned} & \text { 0:Port } \\ & \text { 1:SCK0 } \end{aligned}$ |


| PNCR | PNFC | - | PN6 | PN5 | PN4 | PN3 | PN2 | PN1 | PN0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 |  | input Port | Input Port, SI1 |  | Input <br> Port, <br> SCK1 <br> (Input) | Input <br> Port, <br> SIO | Input Port | Input <br> Port, <br> SCKO <br> (Input) |
| 1 | 0 |  | $\triangle$ Output Port |  |  |  |  |  |  |
| 1 | $1$ |  | $\begin{gathered} \mathrm{SO} 2 / \mathrm{SD} \\ \mathrm{~A} 2 \\ \hline \end{gathered}$ | CD1 | $\begin{gathered} \text { SO1/SD } \\ \text { A1 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { SCK1 } \\ \text { (Output) } \\ \hline \end{gathered}$ | SCLO | $\begin{gathered} \text { SOO/SD } \\ \text { A0 } \\ \hline \end{gathered}$ | $\begin{gathered} \text { SCKO } \\ \text { (Output) } \end{gathered}$ |
| 0 | 1 | $\rightarrow$ | A15 | A14 | A13 | A12 | Don't use this setting. |  |  |

Note: To switch the P72 output from C-MOS to open-drain output, set PNODE<ODE72> to 1.

(2) 8-bit timers

8 -bit timers $01,23,45$, and 67



| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TMOD67 | 8-bit <br> Timer6,7 <br> Source <br> CLK <br> \& MODE <br> Register | 9CH | T67M1 | T67M0 | PWM61 | PWM60 | T7CLK1 | T7CLK0 | T6CLK1 | T6CLK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Operate mode 00:8-bit Timer 01:16-bit Timer 10:8-bit PPG 11:8-bit PWM |  | PWM cycle 00:reserved 01:2 ${ }^{6}$ 10:2 $2^{7}$$11: 2^{8}$ |  | Timer7 source clock 00:T6TRG <br> 01: $\phi$ T1 <br> 10: $\phi \mathrm{T} 16$ <br> 11: $\phi$ T256 |  | Timer6 source clock 00:reserved 01: $\phi$ T1 10: фT4 <br> 11: $\dagger T 16$ |  |
| TFFCR7 | Timer7 <br> Flip-Flop <br> Control <br> Register | 9DH <br> (no <br> RMW) | - | - | - | - | TFF7C1 | JFF7C0 | TFF7IE | TFF7IS |
|  |  |  |  |  |  |  | - |  |  |  |
|  |  |  | - | - | - | - | 1 | 1 | 0 | 0 |
|  |  |  |  |  |  |  | 00:Nnvert $\dagger$ <br> 01:Set TFF <br> 10:Clear TF <br> 11:Don't C |  | TFF7 <br> Invert <br> 0 :Disable <br> 1:Enable | TFF7 <br> Invert <br> 0:Timer6 <br> 1:Timer7 |

(3) 16-bit timers

16-bit timers 8 and A

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TRUN8 | 16-bit <br> Timer8 <br> Run <br> Register | AOH | T8RDE | - | - | - | 1278 | T8PRUN | - | T8RUN |
|  |  |  | R/W | R/W |  |  | R/W | R/W |  | R/W |
|  |  |  | 0 | 0 | - | - | 0 | 0 | - | 0 |
|  |  |  | Double <br> Buffer <br> 0 :Disable <br> 1:Enable | Fix to "0" |  |  | IDLE2 $0: \text { Stop }$ <br> 1:Operate | 16-bit Timer Run/Stop Control <br> o:Stop \& Clear <br> 1:Run (Count up) |  |  |
| TMOD8 | 16-bit <br> Timer8 <br> Source CLK <br> \& Mode <br> Register | A2H | CAP9T9 | EQ9T9 | CAP8IN | CAP89M1 | CAP89MO | T8CLE | T8CLK1 | T8CLK0 |
|  |  |  | R/W |  | W | R/W |  |  |  |  |
|  |  |  | 0 | 0 | 1 | 0 | (0) | 0 | 0 | 0 |
|  |  |  | TFF9 invert trigger <br> 0 : Disable <br> 1: Enable |  | $0: S o f t$ <br> Capture <br> 1:Don't <br> care | Capture Timing 00:disable 01:TI8 个 TI9 $\uparrow$ $10: 718 \hat{y}$ T18 $\downarrow$ <br> 11:TFF1 $\uparrow$ TFF1 $\downarrow$ |  | 1:UC8 <br> Clear <br> Enable | $\begin{aligned} & \text { Source Clock } \\ & \text { 00:T18 } \\ & \text { 01: } \phi 71 \\ & \text { 10: } \phi T 4 \\ & \text { 11: } \phi T 16 \\ & \hline \end{aligned}$ |  |
| TFFCR8 | 16-bit <br> Timer8 <br> Flip-Flop <br> Control <br> Register | A3H | TFF9C1 | TFF9C0 | CAP9T8 | CAR8T8 | EQ9T8 | SEQ8T8 | IFF8C1 | TFF8C0 |
|  |  |  | w |  |  | $\xrightarrow{-1}$ |  | $\bigcirc$ | W |  |
|  |  |  | 1 | 1 | 6 | 0 | 0 | $\bigcirc$ | 1 | 1 |
|  |  |  | 00:Invert TFF9 <br> 01:Set TFF9 <br> 10:Clear TFF9 <br> 11:Don't Care |  | TFF8 invert trigger 0 . Disable 1. Enable |  |  |  | 00:Invert TFF8 <br> 01:Set TFF8 <br> 10:Clear TFF8 <br> 11:Don't Care |  |
| TREG8L | 16-bit Timer <br> Register 8 <br> Low | A8H <br> (no <br> RMW) | $\frac{\langle\langle-\rangle}{w}$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
| TREG8H | 16-bit Timer <br> Register 8 <br> High | A 9 H <br> (no <br> RMW) |  |  |  |  |  |  |  |  |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| TREG9L | 16-bit Timer <br> Register 9 <br> Low | $\begin{gathered} \text { AAH } \\ \text { (ho } \\ \text { RMW) } \end{gathered}$ |  |  |  |  |  |  |  |  |
| TREG9H | 16-bit Timer <br> Register 9 <br> High | ABH (no RMW) | - |  |  |  |  |  |  |  |
|  |  |  | $\longrightarrow \mathrm{W}$ |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| CAP8L | Capture <br> Register 8 <br> Low |  | $\checkmark$ - |  |  |  |  |  |  |  |
|  |  | ACH | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| CAP8H | Capture <br> Register 8 <br> High | ADH | $\sim$ - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| CAP9L | Capture <br> Register 9 <br> Low | AEH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| CAP9H | Capture <br> Register 9 <br> High | AFH | - |  |  |  |  |  |  |  |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |


(4) Serial channels

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SCOBUF | Serial <br> Channel 0 <br> Buffer <br> Register | $\begin{gathered} \mathrm{COH} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | $\begin{aligned} & \text { RB7 } \\ & \text { TB7 } \end{aligned}$ | $\begin{aligned} & \text { RB6 } \\ & \text { TB6 } \end{aligned}$ | $\begin{aligned} & \text { RB5 } \\ & \text { TB5 } \end{aligned}$ | $\begin{aligned} & \text { RB4 } \\ & \text { TB4 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RB3 } \\ & \text { TB3 } \end{aligned}$ | $\begin{aligned} & \text { RB2 } \\ & \text { TB2 } \end{aligned}$ | $\begin{aligned} & \text { RB1 } \\ & \text { TB1 } \end{aligned}$ | $\begin{aligned} & \text { RB0 } \\ & \text { TB0 } \end{aligned}$ |
|  |  |  | R(Receiving) / W(Transmission) |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| SCOCR | Serial <br> Channel 0 <br> Control <br> Register | C1H | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
|  |  |  | R | R/W |  | R (Clear 0 after reading) |  |  | R/W |  |
|  |  |  | Undefined | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Receive <br> data <br> bit 8 | Parity <br> $0:$ Odd <br> 1:Even | Parity 0:Disable <br> 1:Enable | Overrun | 1:Error <br> Parity | raming | $\begin{aligned} & 0: \text { SCLKO } \\ & \uparrow \\ & \text { 1:SCLKO } \\ & \downarrow \end{aligned}$ | 0 :Baud <br> Rate <br> Generator <br> 1:SCLKO <br> Pin Input |
| SCOMODO | Serial <br> Channel 0 <br> Mode 0 <br> Register | C2H | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | Undefined | 0 | 0 | 0 | $>0$ | 02 | 0 | 0 |
|  |  |  | Transmiss ion Data bit 8 | 0:CTS <br> Disable <br> 1:CTS <br> Enable | 0:Receive <br> Disable <br> 1:Receive Enable | Wake up 0 :Disable <br> 1:Enable | 00:I/O Interface Mode 01:7bit UARTMode 10:8bit UART Mode 11:9bit UART Mode |  | 00:TimerTOTRG01: Baud RateGenerator10:Internal clock $\phi 1$11:External clock(SCLK0 Input) |  |
| BROCR | Serial <br> Channel 0 <br> Baud <br> Rate <br> Control <br> Register | C3H | - | BROADDE | BR0CK1 | BR0CK0 | BROS3 | BR0S2 | BROS1 | BROS0 |
|  |  |  |  |  | $\xrightarrow{\square}$ | - | RXW |  |  |  |
|  |  |  | 0 | 0 | 0 | 10 | 0 | 0 | 0 | 0 |
|  |  |  | Fix to "0" | $(16-K) / 16$ <br> divided <br> 0 :Disable <br> 1:Enable |  |  |  |  |  |  |
| BROADD | Serial <br> Channel 0 <br> K setting <br> Register |  | - | $\bigcirc$ | - < | $\cdots$ | BROK3 | BROK2 | BROK1 | BROKO |
|  |  |  | $12$ |  |  | $\cdots$ | R/W |  |  |  |
|  |  |  |  |  |  | $\rangle$ | 0 | 0 | 0 | 0 |
|  |  |  |  |  | $(\sqrt{ } 1$ |  | Set the frequency divisor "K" (1 to F) |  |  |  |
| SC0MOD1 |  |  | 12 So | FDPX0 | $\bigcirc$ | - | - | - | - | - |
|  |  |  | R/W | R/W | $\triangle$ |  |  |  |  |  |
|  |  |  | $\nabla_{0}$ |  | - | - | - | - | - | - |
|  |  |  | IDLE2 <br> 0:Stop <br> 1:Operate | I/O <br> Interface <br> mode <br> 1:Full <br> duplex <br> 0. Half <br> duplex |  |  |  |  |  |  |


| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { SC1BU } \\ & \text { F } \end{aligned}$ | Serial Channel 1 Buffer Register | $\begin{gathered} \mathrm{C} 8 \mathrm{H} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | $\begin{aligned} & \text { RB7 } \\ & \text { TB7 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { RB6 } \\ & \text { TB6 } \end{aligned}$ | $\begin{aligned} & \text { RB5 } \\ & \text { TB5 } \end{aligned}$ | $\begin{aligned} & \text { RB4 } \\ & \text { TB4 } \end{aligned}$ | $\begin{gathered} \text { RB3 } \\ \text { TB3 } \end{gathered}$ | $\begin{gathered} \text { RB2 } \\ \text { TB2 } \end{gathered}$ | $\begin{aligned} & \text { RB1 } \\ & \text { TB1 } \end{aligned}$ | $\begin{aligned} & \text { RB0 } \\ & \text { TB0 } \end{aligned}$ |
|  |  |  | R (Receiving) / W(Transmission) |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| SC1CR | Serial <br> Channel 1 <br> Control <br> Register | C 9 H | RB8 | EVEN | PE | OERR | PERR | FERR | SCLKS | IOC |
|  |  |  | R | R/W |  | R (Clear 0 after reading) |  |  | R/W |  |
|  |  |  | Undefined | 0 | 0 | 0 | 0 | 0) ${ }^{\text {r }}$ | 0 | 0 |
|  |  |  | Receive Data bit 8 | Parity <br> 0:Odd <br> 1:Even | Parity <br> 0:Disable <br> 1:Enable | Overrun | 1:Error | aming | $\begin{aligned} & \text { 0:SCLK1 } \\ & \uparrow \\ & \text { 1:SCLK1 } \\ & \downarrow \end{aligned}$ | $0:$ Baud <br> Rate <br> Generator <br> 1:SCLK1 <br> Pin Input |
| SC1MO D0 | Serial Channel 1 <br> Mode 0 <br> Register | CAH | TB8 | CTSE | RXE | WU | SM1 | SM0 | SC1 | SC0 |
|  |  |  | $\Delta$ R/W $\rangle$ |  |  |  |  |  |  |  |
|  |  |  | Undefined | 0 | 0 | 0 | 0 | $0<$ | 0 | 0 |
|  |  |  | Transmiss ion data bit 8 | $\begin{aligned} & \text { 0:CTS } \\ & \text { Disable } \\ & \text { 1:CTS } \\ & \text { Enable } \end{aligned}$ | $0:$ Receive <br> Disable <br> 1:Receive Enable | Wake up <br> $0:$ Disable <br> 1:Enable | 00:I/O Inte 01:7bit UA 10:8bit UA 11:9bit UA |  | 00:TimerT 01: Baud <br> Gene <br> 10:Interna <br> 11:Extern <br> (SCLK | TRG lor lock $\phi 1$ clock Input) |
| BR1CR | Serial <br> Channel 1 <br> Baud Rate <br> Control <br> Register | CBH | - | BR1ADD <br> E | BRICK1 | BR1CK0 |  | BR1S2 | BR1S1 | BR1S0 |
|  |  |  |  |  | $\bigcirc$ |  | R/W |  |  |  |
|  |  |  | 0 | 0 | $\bigcirc$ | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Fix to "0" | $\begin{aligned} & (16-K) / 16 \\ & \text { divided } \\ & \text { 0:Disable } \\ & \text { 1:Enable } \end{aligned}$ | $\begin{aligned} & \text { 00: } \phi \text { T0 } \\ & \text { 01: } \phi \text { T2 } \\ & 10: \phi \text { T8 } \\ & 11: \phi \text { T32 } \end{aligned}$ |  | Set the frequency divisor " N " 0 to F |  |  |  |
| BR1AD D | Serial <br> Channel 1 <br> K setting <br> Register |  | $\sim$ | $\sim$ |  | $\xrightarrow{-}$ | BR1K3 | BR1K2 | BR1K1 | BR1K0 |
|  |  |  | (V) | ) |  | $\rightarrow$ | R/W |  |  |  |
|  |  |  |  |  | (-1) | - | 0 | 0 | 0 | 0 |
|  |  |  | $\square$ |  | V |  | Set the frequency divisor "K" (1 to F) |  |  |  |
|  | Serial Channel 1 <br> Mode 1 Register |  | I2S1 | FDPX1 |  | - | - | - | - | - |
|  |  |  | R/W |  | $\xrightarrow{\square}$ |  |  |  |  |  |
|  |  |  | 0 | 0 | - | - | - | - | - | - |
| $\begin{aligned} & \text { SC1MO } \\ & \text { D1 } \end{aligned}$ |  |  | IDLE2 <br> 0:Stop <br> 1:Operate | I/Q Interface mode 1:Futh duplex 0:Half duplex | - |  |  |  |  |  |

(5) Serial expansion interface (SEI)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MODE | SEE | BOS | MSTR | CPOL | CPHA | SER1 | SER0 |
|  |  |  | W | R/W |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| SECR | SEI Control Register | 60H | SEIO <br> MODF <br> Detection <br> 0:Enable <br> 1:Disable | SEI <br> System <br> Enable <br> 0:Stop <br> 1:Run | Bit Order <br> Selectbit <br> 0:MSB <br> 1:LSB | Master Select bit $0:$ Slave 1:Master | Clock <br> polarity <br> selection <br> See <br> figure <br> 3.11.2 <br> 3.11 .3 | Clock <br> Phase <br> Selection <br> See <br> figure <br> 3.11.2, <br> 3.11.3 | SEI Transfer Rate <br> Select <br> 00:reserved <br> 01:Divided by 2 <br> 10:Divided by 4 <br> 11:Divided by 16 |  |
| SESR | SEI Status <br> Register | 61H | SEF | WCOL | SOVF | MODF | $\ldots$ | - | - | TMSE |
|  |  |  | R |  |  |  | ()) |  |  | R/W |
|  |  |  | 0 | 0 | 0 |  |  | - | - | 0 |
|  |  |  | SEI <br> Transfer 0:busy or Stop <br> 1:End | $\begin{aligned} & \hline \text { WCOL } \\ & \text { Flag } \\ & \text { 1:Error } \end{aligned}$ | SOVF <br> Flag <br> (Slave) <br> 1:Error | MODF <br> Flag (Master) 1.Error |  |  |  | SEI Mode <br> Select <br> 0:Compati <br> bility <br> Mode <br> 1:Micro <br> DMA <br> Mode |
|  |  |  | - | WCOL | SOVF | MODF | TSRC | TSTC | TASM | TMSE |
|  |  |  |  |  | , | R/C | $\checkmark$ |  | R/W |  |
|  |  |  | - |  | ${ }^{0}$ | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  |  | SOVF <br> Flag <br> (Slave) <br> 1:Error | MODF <br> Flag <br> (Master) <br> 1.Error | SEI <br> Receive 1: End | $\begin{array}{\|l\|} \hline \text { SEI } \\ \text { Transfer } \\ \text { 1:End } \end{array}$ | Auto Shift Enable (Master) INTSEEO Mask (Slave) | SEI Mode <br> Select <br> 0:Compati <br> bility <br> Mode <br> 1:Micro <br> DMA <br> Mode |
| SEDR | SEI Data <br> Register |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | $0$ | 0 | $\rightarrow 0$ | 0 | 0 | 0 | 0 | 0 |
|  |  | Receive Data / Transfer Data |  |  |  |  |  |  |  |  |

(6) Interrupt controller

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTEOAD |  <br> INTAD <br> Enable <br> Register | FOh | INTAD |  |  |  | INTO |  |  |  |
|  |  |  | IADC | IADM2 | IADM1 | IADM0 | IOC | IOM2 | IOM1 | IOM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE12 |  <br> INT2 <br> Enable <br> Register | DOh | INT2 |  |  |  | INT1 |  |  |  |
|  |  |  | 12C | I2M2 | I2M1 | I2M0 | I1C | 1 M 2 | I1M1 | I1M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | $0 \wedge 0$ |  | 0 | 0 |
| INTE34 |  <br> INT4 <br> Enable <br> Register | D1h | INT4 |  |  |  |  | INT3 |  |  |
|  |  |  | 14C | 14M2 | 14M1 | 14M0 | 3 C | I3M2 | I3M1 | I3M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE56 |  <br> INT6 <br> Enable <br> Register | D2h | INT6(CAP9) |  |  |  | INT5(CAP8) |  |  |  |
|  |  |  | 16C | 16M2 | I6M1 | 16M0 | I5C | 15M2 | 15M1 | 15M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTE7 | INT7 <br> Enable <br> Register | D3h |  |  |  |  | INT7(CAPA) |  |  |  |
|  |  |  | - | - | $\sim$ |  |  | 17 ML 2 | 17M1 | 17M0 |
|  |  |  |  |  | - |  |  | ) $R / W$ |  |  |
|  |  |  | - |  | - | - | 0 | 0 | 0 | 0 |
| INTET01 |  <br> INTT1 <br> Enable <br> Register | D4h | INTJ1(timer1) |  |  |  | 1 | INTTO(TimerO) |  |  |
|  |  |  | IT1C | ITIM 2 | W1M1 | И1/ MO | ITOC | ITOM2 | ITOM1 | ITOM0 |
|  |  |  | R | $\bigcirc$ | R/W |  | R |  | R/W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTET23 |  <br> INTT3 <br> Enable <br> Register | D5h |  | INT73(Timer3) |  |  | INTT2(Timer2) |  |  |  |
|  |  |  | IT3C | NT3M2 | IT3M1 | IT3M0 | IT2C | IT2M2 | IT2M1 | IT2M0 |
|  |  |  | R | $) \mathrm{R} / \mathrm{W}$ |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | - 0 | 0 | 0 | 0 | 0 |
| INTET45 |  <br> INTT5 <br> Enable <br> Register |  | (1/3 | INTT5(Timer5) |  |  | INTT4(Timer4) |  |  |  |
|  |  |  | 1750 |  |  |  | IT4C | IT4M2 | IT4M1 | IT4M0 |
|  |  |  | P |  | R/W |  | R |  | R/W |  |
|  |  |  | 0 | $0$ | $0$ | 0 | 0 | 0 | 0 | 0 |
| INTET67 | INTT6 \&INTT7EnableRegister |  |  | WNTT7(Timer7) |  |  | INTT6(Timer6) |  |  |  |
|  |  |  | IT7C | IT7M2 | IT7M1 | IT7M0 | IT6C | IT6M2 | IT6M1 | IT6M0 |
|  |  |  | R |  | R/W |  | R |  | R/W |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | INTTR \& \& | D8h |  | INTTR9(Timer8) |  |  | INTTR8(Timer8) |  |  |  |
| INTET89 | INTTR9 |  | प96 | I79M2 | IT9M1 | IT9M0 | IT8C | IT8M2 | IT8M1 | IT8M0 |
| INTET89 | Enable |  | R | R/W |  |  | R | R/W |  |  |
|  | Register |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETAB |  <br> INTTRB <br> Enable <br> Register | D9h | - | INTTRB(TimerA) |  |  | INTTRA(TimerA) |  |  |  |
|  |  |  | ITBC | ITBM2 | ITBM1 | ITBM0 | ITAC | ITAM2 | ITAM1 | ITAM0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| INTETO8 <br> A | INTTO8 \&  <br> INTTOA  <br> (Overflow) DAh <br> Enable  <br> Register  |  | INTTOA |  |  |  | INTTO8 |  |  |  |
|  |  |  | ITOAC | ITOAM2 | ITOAM1 | ITOAM0 | TO8C | ITO8M2 | ITO8M1 | ITO8M0 |
|  |  |  | R | R/W |  |  | R | R/W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |



| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INTMK2 | Interrupt <br> Mask <br> Control 2 | E7h | - | MKIRTC | MKITDA | MKITD | MKITRB | MKITRA | MKITR9 | MKITR8 |
|  |  |  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable | $\begin{aligned} & \text { 0: Mask } \\ & \text { 1: Enable } \end{aligned}$ | 0: Mask <br> 1. Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable |
| INTMK3 | Interrupt <br> Mask <br> Control 3 | E8h | - | MKICG | MKICT | MKICR | MKITX1 | MKIRX1 | MKITXO | MKIRXO |
|  |  |  |  | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
|  |  |  | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0: Mask 1: Enable | O:Mask <br> 1. Enable | 0 : Mask 1:Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable |
| INTMK4 | Interrupt <br> Mask <br> Control 4 | E9h | - | - | - | - | $\binom{\text { MKISET }}{0}$ | $\begin{gathered} \text { MKISER } \\ 0 \end{gathered}$ | MKISEE <br> 0 | $\begin{gathered} \text { MKISEM } \\ 0 \end{gathered}$ |
|  |  |  |  |  |  |  | R/W | R/W | RMW | R/W |
|  |  |  | - | - | - |  | 1 | 1 | $1>$ | 1 |
|  |  |  |  |  |  |  | 0 : Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0:Mask <br> 1: Enable | 0: Mask <br> 1: Enable |
| INTMK5 | Interrupt Mask <br> Control 5 | EAh | - | MKISBS2 | MKISBE2 | MKIAD | $\begin{gathered} \text { MKISBE } \\ 1 \end{gathered}$ | $\underset{1}{\text { AMKISBE }}$ |  | $\begin{gathered} \text { MKISBE } \\ 0 \\ \hline \end{gathered}$ |
|  |  |  |  | R/W | R/W | R/W | R/W ( | R/W | R/W | R/W |
|  |  |  | - | 1 | 1 | $\checkmark 1$ | 1 | 1 | 1 | 1 |
|  |  |  |  | 0: Mask <br> 1: Enable | $0:$ Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable | 0: Mask <br> 1: Enable |
| WUPFLAG | Wake-up <br> flag <br> Control <br> Register | ECh | WFLG7 | WFLG6 | WELG5 | WFLG4 | WFLG3 | WFLG2 | WFLG1 | WFLG0 |
|  |  |  | $R$ |  |  |  |  |  |  |  |
|  |  |  | 0 | (0) | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | WUINT7 <br> O:Norequest 1:request | WUINT6 O:Norequest 1:request | WUINT5 <br> O:No- <br> request <br> 1:request | WUINT4 0 :Norequest I.request | WUINT3 <br> O:No- <br> request <br> 1:request | WUINT2 <br> O:No- <br> request <br> 1:request | WUINT1 <br> 0:No- <br> request <br> 1:request | WUINTO <br> O:Norequest 1:request |
| WUPMOD | Wake-up <br> Mode <br> Control <br> Register |  | WMP7) | WMD6 | WMD5 | WMD4 | WMD3 | WMD2 | WMD1 | WMD0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | (0) | 0 | 0 | 0 | 0 | 0 |
|  |  |  | WUINT7 0:Falling \& Rising Edge 1:Falling or Rising Edge | WUINT6 0:Falling \& Rising Edge 1:Falling or Rising Edge | WUINT5 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT4 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINT3 <br> 0 :Falling <br> \& Rising <br> Edge <br> 1:Falling or Rising Edge | WUINT2 <br> 0 :Falling <br> \& Rising <br> Edge <br> 1:Falling <br> or Rising <br> Edge | WUINT1 <br> 0 :Falling \& Rising Edge 1:Falling or Rising Edge | WUINTO <br> 0 :Falling <br> \& Rising <br> Edge <br> 1:Falling or Rising Edge |
| WUPEDGE | Wake-up <br> Edge select Register | EEh | WED7 | WED6 | WED5 | WED4 | WED3 | WED2 | WED1 | WEDO |
|  |  |  | ( ) R/W |  |  |  |  |  |  |  |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | WUNTT <br> 0 :Falling <br> Edge <br> 1:Rising <br> Edge | WUINT6 <br> 0 :Falling <br> Edge <br> 1:Rising <br> Edge | WUINT5 $0:$ Falling Edge 1:Rising Edge | WUINT4 <br> $0:$ Falling Edge 1:Rising Edge | WUINT3 <br> $0:$ Falling Edge <br> 1:Rising Edge | WUINT2 <br> $0:$ Falling <br> Edge <br> 1:Rising Edge | WUINT1 <br> $0:$ Falling <br> Edge <br> 1:Rising <br> Edge | WUINTO <br> 0 :Falling <br> Edge <br> 1:Rising <br> Edge |
| WUPMASK | Wake-up <br> Mask <br> Register | EFh | WMK7 | WMK6 | WMK5 | WMK4 | WMK3 | WMK2 | WMK1 | WMK0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | WUINT7 | WUINT6 | WUINT5 | WUINT4 | WUINT3 | WUINT2 | WUINT1 | WUINTO |
|  |  |  | 0:Disable | 0 :Disable | 0 :Disable | 0:Disable | $0:$ Disable | 0:Disable | 0 :Disable | 0 :Disable |
|  |  |  |  |  |  |  |  |  |  |  |


(7) DMA controller

(8) Control registers

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLKMOD | Clock <br> Mode <br> Register | 10AH | HALTM1 | HALTM0 | - | - | - | CLKOE | CLKM1 | CLKM0 |
|  |  |  | R/W |  |  | R/W |  | R/W |  |  |
|  |  |  | 1 | 1 | - | 0 | - | 0 | 0 | 0 |
|  |  |  | HALT mode 00:IDLE3 mode 01:STOP mode 10:IDLE1 mode 11:IDLE2 mode |  |  | $\begin{array}{\|l\|} \hline \text { Fixed to } \\ \hline \end{array}$ "0" |  | CLK <br> Output <br> Enable 0 : High-z (Pullup) 1.Output | 00:fc output 01:(reserved) 10:2/5•fc output 11:(reserved) |  |
| WDMOD | Watchdog <br> Timer <br> Mode <br> Register | 110 H | WDTE | WDTP1 | WDTP0 | - | DRV | - 2WVDT | RESCR | - |
|  |  |  | R/W |  |  |  | R/W |  |  |  |
|  |  |  | 1 | 0 | 0 | - | 0 | 0 | 0 | 0 |
|  |  |  | 1:WDT Enable | $\begin{aligned} & 00: 2^{16} / \mathrm{fc} \\ & 01: 2^{18} / \mathrm{fc} \\ & 10: 2^{20} / \mathrm{fc} \\ & 11: 2^{22} / \mathrm{fc} \end{aligned}$ |  |  | $\begin{aligned} & \text { Driv } \\ & \text { in in } \\ & \text { iTOP } \\ & \text { hode } \end{aligned}$ | $\begin{aligned} & \text { IDLE2 } \\ & \text { 0:Stop } \\ & \text { 1:Operat } \\ & \text { e } \end{aligned}$ |  | Fix to "0" |
| WDCR | Watchdog <br> Timer <br> Control <br> Register | 111H | - $\gg$ |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | B1H : WDT Disable <br> 4EH : WDT Clear |  |  |  |  |  |  |  |

(9) AD converter

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADMOD0 | AD Mode Control Register 0 | 138H | EOCF | ADBF | - | - | ITM0 | REPET | SCAN | ADS |
|  |  |  | R |  |  |  | R/W |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | AD <br> conversion <br> End flag <br> 1:END | AD <br> conversion BUSY flag <br> 1:Busy | Fix to "0" | Fix to "0" | 0: Every <br> 1 time <br> 1: Every <br> 4 times | Repeat mode <br> 0 :Single mode <br> 1;Repeat mode | Scan <br> mode <br> 0 :Fixed <br> channel <br> mode <br> 1:Channel scan mode | AD <br> Conversi on start 1:Start <br> Always read as "0" |
| ADMOD1 | AD Mode Control Register 1 | 139H | VREFON | I2AD | - | - | ADCH3 | ADCH2 | ADCH1 | ADCH0 |
|  |  |  | R/W | R/W |  |  | R/W |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | String resistance $0: \text { OFF }$ 1:ON | IDLE2 <br> 0:Stop <br> 1:Operate | Fix to "0" |  | input chan <br> 0000: ANO <br> 1011: AN1 <br> 1100, 110 | $\begin{aligned} & \text { Ael } \\ & \text { ANO } \rightarrow \text { AN } \\ & 1110,111 \end{aligned}$ |  | $\rightarrow \text { AN11 }$ |
| ADREGOL | AD Result <br> Register 0 <br> Low | 120H | ADR01 | ADR00 | N | - |  | $\bigcirc$ | - | ADR0RF |
|  |  |  | R |  | , |  | - | $\Gamma$ | R | R |
|  |  |  | Undefined |  |  | - | (-1) | - | - | 0 |
| ADREGOH | AD Result <br> Register 0 <br> High | 121H | ADR09 | ADR08 | ADR07 | ADR06 | ADR05 | ADR04 | ADR03 | ADR02 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| ADREG1L | AD Result <br> Register 1 <br> Low | 122H | ADR11 | ADR10 | - | - | V/- | - | - | ADR1RF |
|  |  |  |  | - |  |  | $\checkmark$ |  |  | R |
|  |  |  | Unde | fined | - | - | - | - | - | 0 |
| ADREG1H | AD Result <br> Register 1 <br> High | 笛 | ADR19 | ADR18 | ADR17 | ADR16 | ADR15 | ADR14 | ADR13 | ADR12 |
|  |  |  |  |  |  | Und | $\mathrm{R}$ |  |  |  |
| ADREG2L | AD Result <br> Register 2 <br> Low |  | ADR21 | ADR20 | (1) | - | - | - | - | ADR2RF |
|  |  |  |  |  |  |  |  |  |  | R |
|  |  |  | Und | ned | $\triangle$ | - | - | - | - | 0 |
| ADREG2H | AD Result Register 2 High |  | ADR29 | ADR28 | ADR27 | ADR26 | ADR25 | ADR24 | ADR23 | ADR22 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |
| ADREG3L | AD Result Register 3 Low | $126 \mathrm{H}$ | ADR31 | ADR30 | - | - | - | - | - | ADR3RF |
|  |  |  | - | $>$ |  |  |  |  |  | R |
|  |  |  | Unde | fined | - | - | - | - | - | 0 |
| ADREG3H | AD Result <br> Register 3 <br> High | $127 \mathrm{H}$ | ADR39 | ADR38 | ADR37 | ADR36 | ADR35 | ADR34 | ADR33 | ADR32 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | Undefined |  |  |  |  |  |  |  |


(10) Memory controller


Note1: This register is contained only in the TMP92FD54AI. It does not exist in the TMP92CD54I.
Note2: This bit is initialized to 0 upon a power-on reset but not affected by a warm reset (a reset applied when the power is on).
(11) Serial bus interface (SBI)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBI0CR1 | SBIO <br> Control <br> Register 1 | 170H (no RMW) I2C mode | BC2 | BC1 | BC0 | ACK | SCK3 | SCK2 | SCK1 | SWRMON/ <br> SCKO |
|  |  |  | W |  |  | R/W | W |  |  | R/W |
|  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1/0 |
|  |  |  | Number of transfer bits |  |  | Acknowled ge mode 0:Disable 1:Enable | Setting of the divide value " n " / fast / standard 0001:- 0010:- 0011: 8 0100: 9 0101: 10 0110:11 1000:fast 1111:standard other: Reserved |  |  |  |
|  |  | $\begin{gathered} 170 \mathrm{H} \\ \text { (no RMW) } \\ \text { SIO mode } \end{gathered}$ | SIOS | SIOINH | SIOM1 | SIOM0 |  | SCK2 | SCK1 | SCK0 |
|  |  |  | W |  |  |  | W | W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
|  |  |  | Transfer 0:Stop 1:Start | Transfer <br> 0:Continue <br> 1:Abort | Transfer mode 00:8bit transmit 10:8bit transmit/receive 11:8bit receive |  | Note) <br> Write 0 to this bit in SIO mode. | Setting of the divide value " n " <br> 000:4 001:5 010:6 011:7 <br> 100:8 101:9 110:10 <br> 111:external clock SCKO |  |  |
| SBIODBR | SBIO <br> Buffer <br> Register | $\begin{gathered} \text { 171H } \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/FB2 | RB1/TB1 | RB0/TB0 |
|  |  |  |  |  | R | eceiving) | ransmis | - |  |  |
|  |  |  |  |  |  | $\checkmark$ Un | ine | $\checkmark$ |  |  |
| I2COAR | I2CBUSO <br> Address <br> Register | $\begin{gathered} 172 \mathrm{H} \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | SA6 | SA5 | SA4 | $>\mathrm{SA} 3$ | SA2 | SA1 | SA0 | ALS |
|  |  |  | N |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | $1(6)$ | 0 | 0 | 0 |
|  |  |  |  |  | $\mathrm{Se}$ | Slave Ad | $L$ |  |  | Address <br> recognition <br> 0 :Enable <br> 1:Disable |
| SBIOCR2 | SBIO <br> Control <br> Register 2 | 173H (no RMW) I2C mode | MST | TRX | BB | PIN | SBIM1 | SBIM0 | SWRST1 | SWRST0 |
|  |  |  | W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | $0<$ | 1 | 0 | 0 | 0 | 0 |
|  |  |  | 0 :Slave <br> 1:Master | 0:Receive <br> 1:Transmit | Start/stop generation 0.Stop 1:Start | NTSBEO <br> interrupt <br> 0:Request <br> 1:Cancel | Operation mode selection 00:Port mode 10:I2C mode 01:SIO mode 11:reserved |  | Software reset generate write " 10 " and " 01 ", then an internal reset signal is generated. |  |
|  |  |  | - |  |  | - | SBIM1 | SBIM0 | - | - |
|  |  |  |  |  | $\square$ |  | W |  | W | W |
|  |  |  | - |  | - | - | 0 | 0 | 0 | 0 |
|  |  | SIO mode |  |  |  |  | Operation <br> 00:Port mo 01:SIO mod | de selection 10:I2C mode 11:reserved | Fix to "00" |  |
| SBIOSR | SBIO <br> Status <br> Register |  | MST | TRX | BB | PIN | AL | AAS | AD0 | LRB |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
|  |  | (no RMW) I2C mode | $0:$ Slave <br> 1:Master | 0 :Receive <br> 1:transmit | Bus status <br> Monitor <br> $0:$ Free <br> 1:Busy | INTSBEO <br> interrupt <br> 0 :Request <br> 1:Cancel | Arbitration lost detection monitor 1:Detect | Slave address match detection monitor 1:Detect | General <br> call <br> detection <br> 1:Detect | Last receive bit monitor 0: "0" <br> 1: "1" |
|  |  | 173H <br> (no RMW) SIO mode | - | - | - | - | SIOF | SEF | - | - |
|  |  |  |  |  |  |  | R |  |  |  |
|  |  |  | - | - | - | - | 0 | 0 | - | - |
|  |  |  |  |  |  |  | Transfer <br> status <br> 0:Stopped <br> 1:In <br> progress | Shift status <br> 0:Stopped <br> 1:In <br> progress |  |  |



| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBI2CR1 | SBI2 <br> Control <br> Register 1 | 180H <br> (no RMW) I2C mode | BC2 | BC1 | BCO | ACK | SCK3 | SCK2 | SCK1 | SWRMON/ SCKO |
|  |  |  | W |  |  | R/W | W |  |  | R/W |
|  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1/0 |
|  |  |  | Number of transfer bits |  |  | Acknowled ge mode 0 :Disable 1:Enable | Setting of the divide value " n " / fast / standard 0001:- 0010:- 0011: 8 0100: 9 <br> 0101: 10 0110:11 1000:fast 1111:standard other: Reserved |  |  |  |
|  |  | 180H <br> (no RMW) SIO mode | SIOS | SIOINH | SIOM1 | SIOM0 | - | SCK2 | SCK1 | SCKO |
|  |  |  | W |  |  |  | W | W |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
|  |  |  | Transfer 0:Stop <br> 1:Start | Transfer <br> 0:Continue <br> 1:Abort |  |  |  | Setting of the divide value " $n$ " 000:4 $\quad 001: 5 \quad 010: 6 \quad 011: 7$ 100:8 101:9 110:10 <br> 111:external clock SCK2 |  |  |
| SBI2DBR | SBI2 <br> Buffer <br> Register | $\begin{aligned} & 181 \mathrm{H} \\ & \text { (no } \\ & \text { RMW) } \end{aligned}$ | RB7/TB7 | RB6/TB6 | RB5/TB5 | RB4/TB4 | RB3/TB3 | RB2/TB2 | RB1/TB1 | RB0/TB0 |
|  |  |  | R(Receiving)/W(Transmission) |  |  |  |  |  |  |  |
|  |  |  | Undefine $\rightarrow$ |  |  |  |  |  |  |  |
| I2C2AR | I2CBUS2 <br> Address <br> Register | $\begin{aligned} & 182 \mathrm{H} \\ & \text { (no } \\ & \text { RMW) } \end{aligned}$ | SA6 | SA5 | SA4 | SA3 | SA2 | SA1 | SA0 | ALS |
|  |  |  |  |  | $\xrightarrow{\square}$ |  | $\xrightarrow{\sim}$ | ) |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | Setting S |  |  |  |  |  |  | Address <br> recognition <br> 0:Enable <br> 1:Disable |
| SBI2CR2 | SBI2 <br> Control Register 2 | 183H <br> (no RMW) I2C mode | MST | TRX | BB | PIN | SBIM1 | SBIM0 | SWRST1 | SWRST0 |
|  |  |  | N W |  |  |  |  |  |  |  |
|  |  |  | 0 | $\int 0$ | $0<$ | 1 | 0 | 0 | 0 | 0 |
|  |  |  | o:Stave 1:Master | 0 :Receive <br> 1:Transmit | Start/stop generation 0.Stop 1:Start | INTSBE2 <br> interrupt <br> $0:$ Request <br> 1:Cancel | Operation mode selection $00:$ Port mode 10:12C mode 01:SIO mode 11:reserved |  | Software reset generate write " 10 " and " 01 ", then an internal reset signal is generated. |  |
|  |  |  | - |  |  | - | SBIM1 | SBIM0 | - | - |
|  |  |  |  |  | $>$ |  |  |  | W | W |
|  |  | (no RMW) |  |  | - | - | 0 | 0 | 0 | 0 |
|  |  | SIO mode |  |  |  |  | Operation m <br> 00:Port mod <br> 01:SIO mod | de selection 10:I2C mode 11:reserved | Fix to "00" |  |
| SBI2SR | SBI2 <br> Status <br> Register | ) | MST | IRX | BB | PIN | AL | AAS | AD0 | LRB |
|  |  |  | ( |  |  |  |  |  |  |  |
|  |  | 183H | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
|  |  | (no RMW) I2C mode | o:Stave <br> 1:Master | 0 :Receive <br> 1:transmit | Bus status <br> Monitor <br> 0:Free <br> 1:Busy | INTSBE2 <br> interrupt <br> $0:$ Request <br> 1:Cancel | Arbitration lost detection monitor 1:Detect | Slave address match detection monitor 1:Detect | General <br> call <br> detection <br> 1:Detect | Last receive bit monitor 0: "0" 1: "1" |
|  |  | 183H <br> (no RMW) SIO mode | - | - | - | - | SIOF | SEF | - | - |
|  |  |  |  |  |  |  | R |  |  |  |
|  |  |  | - | - | - | - | 0 | 0 | - | - |
|  |  |  |  |  |  |  | Transfer <br> status <br> 0:Stopped <br> 1:In <br> progress | Shift status <br> 0:Stopped <br> 1:In <br> progress |  |  |


| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SBIOBRO | SBIO <br> Baud rate <br> Register 0 | 174H | - | I2SBIO | - | - | - | - | - | - |
|  |  |  | W | R/W |  |  |  |  |  |  |
|  |  |  | 0 | 0 | - | - | - | - | - | - |
|  |  |  | Fix to "0" | IDLE2 <br> 0:Abort <br> 1:Operate |  |  |  |  |  |  |
| SBIOBR1 | SBIO <br> Baud rate <br> Register 1 | 175 H | P4EN | - | - | - | - |  | - | - |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | - | - | - |  | - | - | - |
|  |  |  | Baud rate control circuit 0:Abort 1:Operate |  |  |  | $\bigcirc$ |  |  |  |
| SBI1BR0 | SBI1 <br> Baud rate Register 0 | 17CH | - | I2SBIO | - | $\bigcirc$ |  |  |  | - |
|  |  |  | W | R/W |  | 7 |  |  |  |  |
|  |  |  | 0 | 0 | - | 1 |  | - | - | - |
|  |  |  | Fix to "0" | IDLE2 <br> 0:Abort <br> 1:Operate |  |  |  |  |  |  |
| SBI1BR1 | SBI1 <br> Baud rate <br> Register 1 |  | P4EN | - |  | - |  |  | - | - |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | - |  |  |  | - | - | - |
|  |  |  | Baud rate control circuit 0:Abort 1:Operate |  |  |  |  |  |  |  |
| SBI2BRO | SBI2 <br> Baud rate Register 0 |  | - | 128810 |  | N | - | - | - | - |
|  |  |  | (w) | R/W |  | $\triangle$ |  |  |  |  |
|  |  |  | (0) | 0 |  | $>$. | - | - | - | - |
|  |  |  | Fix to "0" | IDLE2 <br> 0:Abort <br> 1:Operate | $1 /$ |  |  |  |  |  |
| SBI2BR1 | SBI2 <br> Baud rate <br> Register 1 |  | P4EN | 5 | $\square$ | - | - | - | - | - |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | - | - | - | - | - | - | - |
|  |  |  | Baud rate control circuit 0:Abort 1:Operate |  |  |  |  |  |  |  |

(12) CAN controller (1/5)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MBnMIOL | Message <br> Identifier <br> OL | $\mathrm{MBn}^{\star}+00 \mathrm{H}$ <br> (no RMW) | ID23 | ID22 | ID21 | ID20 | ID19 | ID18 | ID17 | ID16 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| MBnMIOH | Message <br> Identifier $\mathrm{OH}$ | $\mathrm{MBn}{ }^{\star}+01 \mathrm{H}$ (no RMM) | IDE | GAME | RFH | ID28 | ID27 | ID26 | ID25 | ID24 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| MBnMI1L | Message Identifier 1L | $\mathrm{MBn}^{*}+02 \mathrm{H}$ (no RMW) | ID7 | ID6 | ID5 | ID4 | ID3 | ID2 | ID1 | ID0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - |  | - | - | - |
| MBnMI1H | Message Identifier$1 \mathrm{H}$ | $\mathrm{MBn}+03 \mathrm{H}$ <br> (no RMW) | ID15 | ID14 | ID13 | ID12 | D11 | ID10 | ID9 | ID8 |
|  |  |  | R/W $>$ |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - |  | - | - | - |
| MBnMCFL | Message <br> Control <br> Field L | $\mathrm{MBn}{ }^{*}+04 \mathrm{H}$ (no RMW) | - | - | - | RTR | DLCC3 | DLC2 | DLC1 | DLC0 |
|  |  |  |  |  |  | R/W - |  |  |  |  |
|  |  |  | - | - | - |  | - |  | $-$ | - |
| MBnMCFH | Message <br> Control <br> Field H | MBn* +05 H (no RMW) | - | - | - | - |  | - |  | - |
|  |  |  | - | - |  |  |  |  | - | - |
| MBnD0 | Data 0 | MBn* +06 H (no RMM) | D07 | D06 | D05 | D04 | D03 | D02 | D01 | D00 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| MBnD1 | Data 1 | MBn* +07 H (no RMM) | D17 | D16 | 15 | $\mathrm{D} 14 \times \mathrm{D} 13 \times \mathrm{D} 12$ |  |  | D11 | D10 |
|  |  |  |  |  |  | $\square$ | $\bigcirc$ |  |  |  |
|  |  |  | - |  | - |  | - | - | - | - |
| MBnD2 | Data 2 | $\mathrm{MBn}^{\star}+08 \mathrm{H}$ (no RMM) | D27 | D26 | D25 | D24 | D23 | D22 | D21 | D20 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  |  |  | - |  | - | - | - | - |
| MBnD3 | Data 3 | MBn* +09 H (no RMM) | D37 | D36 | D35 | Q34 | D33 | D32 | D31 | D30 |
|  |  |  | 7 |  | $\triangle$ | R/W |  |  |  |  |
|  |  |  | 1- | - |  |  | - | - | - | - |
| MBnD4 | Data 4 | $\begin{aligned} & \mathrm{MBn}^{*}+0 \mathrm{AH}^{+} \\ & \text {(no RMWW) } \end{aligned}$ | D47 | D46 | D45 | D44 | D43 | D42 | D41 | D40 |
|  |  |  |  |  |  | R/W |  |  |  |  |
|  |  |  | - |  |  | - | - | - | - | - |
| MBnD5 | Data 5 |  | D57 | D56 | D55 | D54 | D53 | D52 | D51 | D50 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| MBnD6 | Data $6 \rightarrow$$\mathrm{MBn}+0 \mathrm{CH}$ <br> (no RMM) |  | D67 | D66 | D65 | D64 | D63 | D62 | D61 | D60 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  |  | - | - | - | - | - | - | - |
| MBnD7 |  | $\begin{gathered} \text { MBn* }+ \text { ODA } \\ \text { (no RMW) } \end{gathered}$ | D77 | D76 | D75 | D74 | D73 | D72 | D71 | D70 |
|  | Data 7 |  | R/W |  |  |  |  |  |  |  |
|  |  |  |  | - | - | - | - | - | - | - |
| MBnTSVL | Time Stamp Value L | MBn* $+0 E H$ | TSV7 | TSV6 | TSV5 | TSV4 | TSV3 | TSV2 | TSV1 | TSVO |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| MBnTSVH | Time Stamp Value H | $\mathrm{MBn}{ }^{*}+\mathrm{OFH}$ | TSV15 | TSV14 | SV13 | TSV12 | TSV11 | TSV10 | TSV9 | TSV8 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |

Note: $\mathrm{MBn}=200 \mathrm{H}+\mathrm{n} \times 10 \mathrm{H}, \mathrm{n}=0$ to 15

CAN controller (2/5)


CAN controller (3/5)


CAN controller (4/5)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GIFL | Global <br> Interrupt Flag <br> L | $\begin{gathered} 320 \mathrm{H} \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | RFPF | WUIF | RMLIF | TRMABF | TSOIF | BOIF | EPIF | WLIF |
|  |  |  | R/C |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GIFH | Global <br> Interrupt Flag <br> H | $\begin{gathered} 321 \mathrm{H} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| GIML | Global <br> Interrupt <br> Mask L | 322H | RFPM | WUIM | RMLIM | TRMAB M | TSOIM | BOIM | EPIM | WLIM |
|  |  |  | R/W (V/) |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| GIMH | Global <br> Interrupt <br> Mask H | 323H | - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  | - |  |  |  |
|  |  |  | - | - | - |  | - | - | , | - |
| MBTIFL | Mailbox <br> Transmit Int. <br> Flag L | $\begin{gathered} 324 \mathrm{H} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | MBTIF7 | MBTIF6 | MBTIF5 | MBTFE4 | MBTIF3 | MBTIF2 | MBTIF1 | MBTIF0 |
|  |  |  |  |  |  | (1) |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MBTIFH | Mailbox <br> Transmit Int. <br> Flag H | $\begin{gathered} 325 \mathrm{H} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | - | MBTIF14 | MBTIF13 | MBTIF12 | MBTIF11 | BTIF10 | MBT/F9 | MBTIF8 |
|  |  |  |  |  |  | - | R/C | $\xrightarrow{-}$ |  |  |
|  |  |  | - | 0 | 0 | 0 |  | 0 | 0 | 0 |
| MBRIFL | Mailbox <br> Receive Int. Flag L | $\begin{gathered} 326 \mathrm{H} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | MBRIF7 | MBRIF6 | MBRIF5 | MBRIF4 | MBRIF3 | MBRIF2 | MBRIF1 | MBRIF0 |
|  |  |  |  |  | $\rightarrow$ |  | (7) |  |  |  |
|  |  |  | 0 |  | 0 - | 0 | 0 | 0 | 0 | 0 |
| MBRIFH | Mailbox <br> Receive Int. <br> Flag H | $\begin{gathered} 327 \mathrm{H} \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | MBRIF15 | MBRIF14 | MBEXIF13 | MBRIF12 | BRIF11 | MBRIF10 | MBRIF9 | MBRIF8 |
|  |  |  |  | $\square$ |  | $<$ | 1 |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| MBIML | Mailbox <br> Interrupt Flag <br> L | 328H | MBIM7 | MBIM6 | MBIM5 | MBIM4 | MBIM3 | MBIM2 | MBIM1 | MBIM0 |
|  |  |  |  | - |  |  |  |  |  |  |
|  |  |  | 0 | $) 0$ | 0 | 0 | 0 | 0 | 0 | 0 |
| MBIMH | Mailbox Interrupt Flag H |  | MBIM15 | MBIM14 | MBIM13 | MBIM12 | MBIM11 | MBIM10 | MBIM9 | MBIM8 |
|  |  |  | (/) |  | ${ }^{2}$ | $\xrightarrow{>}$ |  |  |  |  |
|  |  |  | 0 | 0 | (0) | 0 | 0 | 0 | 0 | 0 |
| CDRL | Change Data <br> Request <br> Register L | $32 \mathrm{AH}$ | CDR7 | CDR6 | CDR5 | CDR4 | CDR3 | CDR2 | CDR1 | CDR0 |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CDRH | Change-Data <br> Request <br> Register H | $32{ }^{3} \mathrm{H}$ | - | CDR14 | CDR13 | CDR12 | CDR11 | CDR10 | CDR9 | CDR8 |
|  |  |  |  | R/W |  |  |  |  |  |  |
|  |  |  | - | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RFPL | Remote Frame Pending Register L | 32 CH | RFP7 | RFP6 | RFP5 | RFP4 | RFP3 | RFP2 | RFP1 | RFP0 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| RFPH | Remote <br> Frame <br> Pending <br> Register H | 32DH | REP15 | RFP14 | RFP13 | RFP12 | RFP11 | RFP10 | RFP9 | RFP8 |
|  |  |  | R |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | - | - | - |
| CECL | CAN Error Counter L | $\begin{gathered} 32 \mathrm{EH} \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | REC7 | REC6 | REC5 | REC4 | REC3 | REC2 | REC1 | REC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| CECH | CAN Error <br> Counter H | $\begin{gathered} 32 \mathrm{FH} \\ \text { (no } \\ \mathrm{RMW} \text { ) } \end{gathered}$ | TEC7 | TEC6 | TEC5 | TEC4 | TEC3 | TEC2 | TEC1 | TECO |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

CAN controller (5/5)

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TSPL | Time Stamp Prescaler L | 330 H | - | - | - | - | TSP3 | TSP2 | TSP1 | TSP0 |
|  |  |  |  |  |  |  | R/W |  |  |  |
|  |  |  | - | - | - | - | 0 | 0 | 0 | 0 |
| TSPH | Time Stamp <br> Prescaler H | 331H | - | - | - | - | - | - | - | - |
|  |  |  |  |  |  |  |  |  |  |  |
|  |  |  | - | - | - | - | - | $\bigcirc$ | - | - |
| TSCL | Time Stamp <br> Counter L | $\begin{gathered} 332 \mathrm{H} \\ \text { (no } \\ \text { RMW) } \\ \hline \end{gathered}$ | TSC7 | TSC6 | TSC5 | TSC4 | TSC3 | TSC2 | TSC1 | TSC0 |
|  |  |  | R/W |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| TSCH | Time Stamp Counter H | $\begin{gathered} 333 \mathrm{H} \\ \text { (no } \\ \text { RMW) } \end{gathered}$ | TSC15 | TSC14 | TSC13 | TSC12 | TSC11 | TSC10 | TSC9 | TSC8 |
|  |  |  | R/W $>$ |  |  |  |  |  |  |  |
|  |  |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


(13) RTC

| Symbol | Name | Address | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RTCCR | RTC <br> Control <br> Register | 118h | - | - | - | - | RTCSEL2 | RTCSEL1 | RTCSELO | RTCRUN |
|  |  |  | R/W |  |  |  | R/W |  |  | R/W |
|  |  |  | 0 | - | - | - | 0 | 0 | 0 | 0 |
|  |  |  | Write to "0" |  |  |  | $\left.\begin{array}{ll}1 \times 0: & \left\langle 00: 2^{14} / \mathrm{fs}\right. \\ 2^{26} / \mathrm{fs} & 01 \cdot 2^{13} / \mathrm{fs} \\ 1 \times 1: & 10: 2^{12} / \mathrm{fs} \\ 2^{25} / \mathrm{fs} & 11.2^{11} / \mathrm{fs}\end{array}\right)$ |  |  | 0: Stop \& Clear <br> 1: Run |
| RTCFC | RTC <br> Function <br> Control <br> Register | 119h | XTSEL | - | - | - |  | - | - | XTEN |
|  |  |  | R/W |  |  |  |  |  |  | R/W |
|  |  |  | 0 | - | - | - | , |  | - | 0 |
|  |  |  | 0:Crystal 1:CR |  |  |  |  |  |  | Low <br> frequency <br> Oscillator <br> (fs) <br> 1:oscillation |



## 6. Port Equivalent Circuits

- Circuit diagram convention

Basically, the circuit diagrams use the same gate symbols as those used for the 74HCXX standard CMOS logic IC series.

A special signal name is as follows:
STOP: This signal is activated (set to 1 ) when the CPU executes the HALT instruction with STOP mode specified in the halt mode setup register (CLKMOD<HALTM1: $0>=0,1$ ). The STOP signal, however, remains set to 0 if the driver enable bit, WDMOD<DRVE $>$, is set to 1 .

- Input protection resistance is approximately several tens of ahms to several hundreds of ohms.
- P0 (D0 to D7), P4 (A0 to A7), P70, P71, P73 to P75, PC0 to PC5, PD0 to PD7, PF1(RXD0), PF2 (CTS0, SCLK0), PF4 (RXD1), PF5 (CTS1, SCLK1), PF6 (TX), PF7 (RX), RM0(SS ), PN0 (SCK0), PN3 (SCK1), PM4 (SCK2)

- P72 (SI2/SCL2), PF0 (TXD0), PF3 (TXD1), PM1 (MOSI), PM2 (MISO), PM3 (SECLK), PN1 (SO0/SDA0), PN2 (SI0/SCL0), PN4 (SO1/SDA1), PN5 (SI1/SCL1), PN6 (SO2/SDA2)


Input Enable

■ PG(ANO to 7), PLO to 3(AN8 to 11)



- $\mathrm{XT} 1, \mathrm{XT} 2$


■ VREFH, VREFL


■ CLK


- AMO to 1, TESTO to 1


■ REGOUT


## 7. Handling Precautions and Restrictions

(1) Special representations and terms

1. Description of built-in I/O register: register-symbol<bit-symbol>

Example: TRUN01<T0RUN> indicates bit T0RUN in register TRUN.
2.Read-modify-write instruction (RMW)

A read-modify-write instruction is a single instruction executed -by the CPU that reads data from a memory address, manipulates the data and then writes the data back to the same memory address.

Example 1: SET 3, (TRUN01) ... Sets bit 3 in the TRUN01 register.
Example 2: INC 1, (100H) ... Increments data at address 100 H by one.

- Read-modify-write instructions in TLCS-900

Exchange instruction
EX (mem), R

Arithmetic instructions


ADD (mem), R/\#
SUB (mem), R/\#
INC \#3, (mem)

Logical operation
AND (mem), R/\#
XOR (mem), R/\#
Bit manipulation
STCF \#3/A, (mem) RES \#3, (mem)
SET \#3, (mem) $\mathrm{CHG} \quad \# 3$, (mem)
TSET \#3, (mem)
xOR (me m),R/\#

Rotate and shift



SRL (mem)
RRD (mem)
(2) Handling precautions and restrictions
a) Watchdog timer

Upon a reset, the watchdog timer is enabled. It should be disabled if it is not used for operation.
b) Clock settling time

After an external reset is released, the device waits during the settling time for the clock multiplier within the device before starting operation. For details, see "8.1.2 Reset." When the device is restored from STOP standby mode with an interrupt, an oscillator settling time and other intervals are automatically inserted before the internal circuitry starts operation. For details, see "(4) STOP mode" in "(3) Operation in each mode" in Section 3.4, "Standby Controller."
c) Undefined SFR bits

Undefined bits in special function registers (SARs) return undefined values when read. The program should not depend on the states of those bits.
d) Reserved areas in address space


The 16 -byte space from FFFFF0H to FFFFFFH is reserved as an internal area and cannot be used. When an emulator is used, 64 Kbytes of the 16 -Mbyte space are used to control the emulator and not available to the user.
e) POP SR instruction

The POP SR instruction should be executed in DI (interrupt) disabled) state.
8. Package

Package Dimensions : LQFP100-P-1414-0.50F


Note1: The drawings shown may not accurately represent the actual shape or dimensions.

## RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sbeets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook"and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCTDESIGN OR APPLICATIONS.
- Product is intended for use in general electronics applications (e.g., computers, personal equipment, office equipment, measuring equipment, industrial robots and home electronics appliances) or for specific applications as expressly stated in this document. Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact ("Unintended Use"). Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for Unintended Use unless specifically permitted in this document.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.

