

# LS352 MONOLITHIC DUAL PNP TRANSISTOR



# Linear Systems Monolithic Dual PNP Transistor

The LS352 is a monolithic pair of PNP transistors mounted in a single SOIC package. The monolithic dual chip design reduces parasitics and gives better performance while ensuring extremely tight matching.

The 8 Pin SOIC provides ease of manufacturing, and the symmetrical pinout prevents improper orientation.

(See Packaging Information).

## LS352 Features:

- Very high gain
- Tight matching
- Low Output Capacitance

FEATURES							
HIGH GAIN	h <sub>FE</sub> ≥ 200 @ 10μA-1mA						
TIGHT V <sub>BE</sub> MATCHING	$ V_{BE1} - V_{BE2}  = 0.2 \text{mV TYP}.$						
HIGH ft	275MHz TYP. @ 1mA						
ABSOLUTE MAXIMUM RATINGS <sup>1</sup>							
@ 25°C (unless otherwise noted)							
Maximum Temperatures							
Storage Temperature	-65°C to +200°C						
Operating Junction Temperature	-55°C to +150°C						
Maximum Power Dissipation							
Continuous Power Dissipation (One side)	250mW						
Continuous Power Dissipation (Both sides	) 500mW						
Linear Derating factor (One side)	2.3mW/°C						
Linear Derating factor (Both sides)	4.3mW/°C						
Maximum Currents							
Collector Current	10mA						

# MATCHING CHARACTERISTICS @ 25°C (unless otherwise stated)

SYMBOL	CHARACTERISTIC	MIN	TYP	MAX	UNITS	CONDITIONS
V <sub>BE1</sub> – V <sub>BE2</sub>	Base Emitter Voltage Differential		0.2	0.5	mV	$I_C = 10 \mu A, V_{CE} = 5 V$
$\Delta   (V_{BE1} - V_{BE2})   / \Delta T$	Base Emitter Voltage Differential		0.5	2	μV/°C	$I_C = 10 \mu A, V_{CE} = 5 V$
	Change with Temperature					T <sub>A</sub> = -55°C to +125°C
I <sub>B1</sub> - I <sub>B2</sub>	Base Current Differential			5	nA	$I_C = 10 \mu A$ , $V_{CE} = 5 V$
Δ (I <sub>B1</sub> – I <sub>B2</sub> ) /°C	Base Current Differential			-0.3	nA/°C	I <sub>C</sub> = 10μA, V <sub>CE</sub> = 5V
	Change with Temperature					T <sub>A</sub> = -55°C to +125°C
h <sub>FE1</sub> /h <sub>FE2</sub>	DC Current Gain Differentia		5		%	$I_{C} = 10 \mu A$ , $V_{CE} = 5V$

## ELECTRICAL CHARACTERISTICS @ 25°C (unless otherwise noted)

SYMBOL	CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	CONDITIONS
BV <sub>CBO</sub>	Collector to Base Voltage	60			V	$I_C = 10\mu A$ , $I_E = 0$
$BV_{CEO}$	Collector to Emitter Voltage	60			٧	$I_{C} = 10 \mu A, I_{B} = 0$
$BV_EBO$	Emitter-Base Breakdown Voltage	6.2			٧	$I_E = 10 \mu A, I_C = 0^2$
$BV_{CCO}$	Collector to Collector Voltage	100			٧	$I_{C} = 10 \mu A, I_{E} = 0$
		200		600		$I_{C} = 10 \mu A, V_{CE} = 5 V$
h <sub>FE</sub>	DC Current Gain	200		600		$I_C = 100 \mu A, V_{CE} = 5 V$
		200				$I_{C} = 1 \text{mA}, V_{CE} = 5 \text{V}$
V <sub>CE</sub> (SAT)	Collector Saturation Voltage	-		0.5	V	$I_{C} = 1 \text{mA}, I_{B} = 0.1 \text{mA}$
I <sub>EBO</sub>	Emitter Cutoff Current	1		0.2	nA	$I_{E} = 0, V_{CB} = 3V$
I <sub>CBO</sub>	Collector Cutoff Current	1		0.2	nA	$I_E = 0$ , $V_{CB} = 20V$
C <sub>OBO</sub>	Output Capacitance	-		2	pF	$I_E = 0, V_{CB} = 5V$
C <sub>C1C2</sub>	Collector to Collector Capacitance			2	pF	$V_{CC} = 0V$
I <sub>C1C2</sub>	Collector to Collector Leakage Current	1		0.5	nA	$V_{CC} = \pm 45V$
f <sub>T</sub>	Current Gain Bandwidth Product	200			MHz	$I_{C} = 1 \text{mA}, V_{CE} = 5 \text{V}$
NF	Narrow Band Noise Figure			3	dB	$I_C$ = 100μA, $V_{CE}$ = 5V, BW=200Hz, $R_G$ = 10K $\Omega$ , $f$ = 1KHz

#### Notes:

- 1. Absolute Maximum ratings are limiting values above which serviceability may be impaired
- 2. The reverse base-to-emitter voltage must never exceed 6.2 volts; the reverse base-to-emitter current must never exceed  $10\mu A$ .



Available Packages:

LS352 in SOIC

LS352 available as bare die

Please contact Micross for full package and die dimensions:

Email: <a href="mailto:chipcomponents@micross.com">chipcomponents@micross.com</a> Web: <a href="mailto:www.micross.com/distribution.aspx">www.micross.com/distribution.aspx</a> SOIC (Top View)

