


STL120N4LF6AG

Automotive-grade N-channel 40 V, 3.0 mΩ typ., 120 A STripFET[™] F6 Power MOSFET in a PowerFLAT[™] 5x6 package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ID	Ртот
STL120N4LF6AG	40 V	3.6 mΩ	120 A	96 W

- Designed for automotive applications and AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss
- Wettable flanks package

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFETTM F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R_{DS(on)} in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STL120N4LF6AG	120N4LF6	PowerFLAT™ 5x6	Tape and reel

1/14

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 WF type R package information	9
	4.2	PowerFLAT™ 5x6 WF packing information	11
5	Revisio	n history	13



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{GS}	Gate-source voltage	40	V
V _{DS}	Drain-source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	120	А
ID ⁽²⁾	Drain current (continuous) at T _C = 25 °C	55	А
ID ⁽²⁾	Drain current (continuous) at T _C = 100 °C	55	А
I _{DM} ⁽³⁾	Drain current (pulsed)	220	А
ID ⁽⁴⁾	Drain current (continuous) at T _{pcb} = 25 °C	26	А
I _D ⁽⁴⁾	Drain current (continuous) at T _{pcb} = 100 °C	19	А
IDM ⁽³⁾⁽⁴⁾	Drain current (pulsed)	104	А
Ртот	Total dissipation at $T_c = 25 \ ^{\circ}C$	96	W
Ртот ⁽⁴⁾	Total dissipation at T _{pcb} = 25 °C	4.8	W
T _{stg}	Storage temperature	55 to 175	°C
Tj	Operating junction temperature	-55 to 175	°C

Notes:

⁽¹⁾This value is limited by the silicon

 $\ensuremath{^{(2)}}\xspace$ This value is limited by the package

 $^{(3)}\mbox{Pulse}$ width is limited by safe operating area.

 $^{(4)}\mbox{This}$ value is rated according to $R_{\mbox{thj-pcb}}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case	1.56	0000
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

Notes:

⁽¹⁾When mounted on 1 inch² 2 Oz. Cu board, t \leq 10 s

Table 4: Avalanche characteristics

Symbol	Parameter	Unit	
IAV	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	26	A
Eas	Single pulse avalanche energy (T_j = 25 °C, I_D = I_{AV}, V_{DD} = 25 V)	200	mJ



2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 5: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 V, I_D = 250 \ \mu A$	40			V
	Zara gata valtaga Drain	V_{GS} = 0 V, V_{DS} = 40 V			1	μA
IDSS	IDSS Zero gate voltage Drain current	$V_{GS} = 0 V, V_{DS} = 40 V,$ Tj = 125 °C			10	μA
I _{GSS}	Gate-body leakage current	V_{DS} = 0 V, V_{GS} = ±20 V			±100	nA
$V_{GS(th)}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	1		3	V
D	Static drain-source on-	$V_{GS} = 10 \text{ V}, I_D = 13 \text{ A}$		3.0	3.6	mΩ
R _{DS(on)}	resistance	$V_{GS} = 5 V, I_D = 13 A$		3.2	4.5	11122

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	4260	-	
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz,	-	647	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	373	-	Pi
Qg	Total gate charge	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 26 \text{ A},$	-	80	-	
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 14: "Test circuit for gate charge	-	15	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	15	-	
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	1.5	-	Ω

Table 6: Dynamic

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 20 \text{ V}, \text{ I}_{D} = 13 \text{ A}$	-	20	-	
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 13: "Test circuit for	-	70	-	
t _{d(off)}	Turn-off-delay time	resistive load switching	-	40	-	ns
t _f	Fall time	times" and Figure 18: "Switching time waveform")	-	20	-	

Electrical characteristics

_	Table 8: Source drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I _{SD} ⁽¹⁾	Source-drain current		-		26	А	
I _{SDM} ⁽²⁾	Source-drain current (pulsed)		-		104	А	
V _{SD} ⁽³⁾	Forward on voltage	$V_{GS} = 0 V$, $I_{SD} = 13 A$	-		1.1	V	
trr	Reverse recovery time	I _{SD} = 26 A, di/dt = 100 A/µs,	-	40		ns	
Qrr	Reverse recovery charge	V _{DD} = 25 V (see Figure 15: "Test circuit for inductive load	-	5.6		nC	
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	2.8		А	


Notes:


 $^{(1)}\mbox{This}$ value is rated according to $R_{thj\mbox{-}pcb}$

 $^{\rm (2)}{\rm Pulse}$ width is limited by safe operating area

 $^{(3)}\text{Pulse test: pulse duration}$ = 300 $\mu\text{s},$ duty cycle 1.5%












Electrical characteristics










57

3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

4.1 PowerFLAT[™] 5x6 WF type R package information




Figure 19: PowerFLAT™ 5x6 WF type R package outline




Package information

STL120N4LF6AG

Table 9: PowerFLAT™ 5x6 WF type R mechanical data				
Dim		mm		
Dim.	Min.	Тур.	Max.	
А	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
D	5.00	5.20	5.40	
E	6.20	6.40	6.60	
D2	4.15		4.45	
E2	3.50		3.70	
е		1.27		
L	0.70		0.90	
L1		0.275		
К	1.275		1.575	
E3	2.35		2.55	
E4	0.40		0.60	
E5	0.08		0.28	





4.2 PowerFLAT[™] 5x6 WF packing information






Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape





Package information

STL120N4LF6AG





5 Revision history

Table 10: Document revision history

Date	Revision	Changes
25-Sep-2015	1	First release.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

