### **STL120N8F7**



# N-channel 80 V, 3.7 mΩ typ., 120 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 package

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD	Ртот
STL120N8F7	80 V	$4.4~\text{m}\Omega$	120 A	140 W

- Among the lowest R<sub>DS(on)</sub> on the market
- Excellent figure of merit (FoM)
- Low C<sub>rss</sub>/C<sub>iss</sub> ratio for EMI immunity
- High avalanche ruggedness

### **Applications**

• Switching applications

### **Description**

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

**Table 1: Device summary** 

Order code	Marking	Package	Packing	
STL120N8F7	120N8F7	PowerFLAT™ 5x6	Tape and reel	

Contents STL120N8F7

### Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	5
3	Test cir	·cuits	7
4	Packag	e information	8
	4.1	PowerFLAT™ 5x6 type C package	9
	4.2	PowerFLAT™ 5x6 packing information	11
5	Revisio	n history	13

STL120N8F7 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source voltage	80	V
$V_{GS}$	Gate-source voltage	±20	V
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>case</sub> = 25 °C	120	Λ
ID	Drain current (continuous) at T <sub>case</sub> = 100 °C	90	Α
I <sub>DM</sub> <sup>(1)(2)</sup>	Drain current (pulsed)	480	Α
Ip <sup>(3)</sup>	Drain current (continuous) at T <sub>pcb</sub> = 25 °C	23	Α
ID(e)	Drain current (continuous) at T <sub>pcb</sub> = 100 °C	17	А
I <sub>DM</sub> <sup>(2)(3)</sup>	Drain current (pulsed)	92	Α
P <sub>TOT</sub> <sup>(1)</sup>	Total dissipation at T <sub>case</sub> = 25 °C	140	W
P <sub>TOT</sub> (3)	Total dissipation at T <sub>pcb</sub> = 25 °C	4.8	W
T <sub>stg</sub>	Storage temperature	55 to 175	°C
Tj	Operating junction temperature	-55 to 175	C

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	31.3	°C/W
R <sub>thj-case</sub>	Thermal resistance junction-case	1.05	C/VV

#### Notes

 $^{(1)}$  When mounted on a 1-inch² FR-4 board, 2oz Cu, t < 10 s

 $<sup>^{(1)}</sup>$  This value is rated according to  $R_{\text{thj-c.}}$ 

<sup>(2)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  This value is rated according to  $R_{\text{thj-pcb}}$ 

Electrical characteristics STL120N8F7

### 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

#### Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	80			V
I <sub>DSS</sub>	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 80 V			1	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2		4	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 11.5 A		3.7	4.4	mΩ

#### Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		1	4570	ı	
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	1	800	ı	pF
Crss	Reverse transfer capacitance		ı	64	ı	'
$Q_g$	Total gate charge	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 23 A,	1	60	ı	
Qgs	Gate-source charge V <sub>GS</sub> = 10 V (see <i>Figure 14</i> :		-	24.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	"Gate charge test circuit")	-	14.8	-	

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 40 V, I <sub>D</sub> = 11.5 A	ı	34.5	1	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 13: "Switching times test	ı	16.8	ı	
t <sub>d(off)</sub>	Turn-off delay time	circuit for resistive load" and	ı	60	ı	ns
t <sub>f</sub>	Fall time	Figure 18: "Switching time waveform")	-	15.4	-	

#### Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>SD</sub> <sup>(1)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 23 A	-		1.2	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 23 A, di/dt = 100 A/µs,	-	48.6		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 64 V (see Figure 15: "Test circuit for inductive load	-	65.6		nC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	2.7		Α

#### Notes:



 $<sup>^{(1)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.

### 2.1 Electrical characteristics (curves)






Figure 3: Thermal impedance K GIPGZ707150D8FLZTH  $\delta$  =0.5  $\delta$  =0.01  $\delta$  =0.01  $\delta$  =0.01  $\delta$  =0.01  $\delta$  =0.02  $\delta$  =0.01  $\delta$  Single pulse  $\delta$  =1,07  $\delta$  =1,08  $\delta$  =1,09  $\delta$  =1,09










Figure 9: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG270715OD8FLVTH I<sub>D</sub> = 250 μA 1.1 1.0 0.9 0.8 0.7 0.6 0.5 125 175 25 75 T<sub>i</sub> (°C)

Figure 10: Normalized on-resistance vs temperature R<sub>DS(on)</sub> (norm.) GIPG270715OD8FLRON 2.0 V<sub>GS</sub> = 10 V 1.8 1.6 1.4 1.2 1.0 0.8 0.6 -75 T<sub>j</sub> (°C) 75 125








STL120N8F7 Test circuits


AM01468v1


### 3 Test circuits











# 4 Package information

8/14

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

STL120N8F7 Package information

# 4.1 PowerFLAT™ 5x6 type C package

Figure 19: PowerFLAT™ 5x6 type C package outline





Table 8: PowerFLAT™ 5x6 type C mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
D		5.20	
E		6.15	
D2	4.11		4.31
E2	3.50		3.70
е		1.27	
e1		0.65	
L	0.715		1.015
K	1.05		1.35
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28

Figure 20: PowerFLAT™ 5x6 recommended footprint (dimensions are in mm)



STL120N8F7 Package information

# 4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



PART NO.

R25.00

R25.

Figure 23: PowerFLAT™ 5x6 reel

STL120N8F7 Revision history

# 5 Revision history

Table 9: Document revision history

Date	Revision	Changes
09-Dec-2014	1	First release.
27-Jul-2015	2	Text and formatting changes throughout document.  Datasheet status promoted from preliminary data to production data. In section Electrical characteristics: - updated tables Dynamic, Switching times and Source-drain diode - added section Electrical characteristics (curves)

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

