

AN10808

Thermal consideration of NXP FlatPower MEGA Schottky barrier rectifiers - Selection criteria

Rev. 2 — 12 February 2013

Application note

Document information

Info	Content
Keywords	FlatPower MEGA Schottky barrier rectifiers, thermal consideration, selection criteria
Abstract	This application note describes how to select a medium power Schottky barrier rectifier from the NXP FlatPower package family.



Revision history

Rev	Date	Description
2	20130212	Section 4 "Product portfolio" added
1	20100629	Initial version

Contact information

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com


1. Introduction

NXP Semiconductors offers a wide variety of medium power Schottky barrier rectifiers in different packages and with rated parameters like voltages, current and power capabilities.

This application note has the following purposes:

- Present the basics of NXP Semiconductors Schottky barrier rectifiers product range
- Review and explain the data sheet parameters
- Give design recommendation for the worst-case operating point

2. Description of NXP Semiconductors FlatPower Schottky barrier rectifiers



2.1 Data sheet parameters

The data sheet gives different parameter values.

2.1.1 Limiting values

V_R = maximum reverse voltage

The maximum allowable reverse voltage, without exceeding the given reverse currents.

$I_{F(AV)}$ = maximum average forward current

The maximum allowable forward current, under a specific condition.

I_{FSM} = maximum non-repetitive peak forward current

Single current pulse, from $T_j = 25\text{ °C}$ before surge. After cooling down to $T_j = 25\text{ °C}$, the next event is allowed.

P_{tot} = total power dissipation

Maximum total power dissipation at 25 °C ambient temperature on different standard NXP conditions.

T_j = junction temperature

Maximum allowable junction temperature, usually 150 °C, for NXP discrete bipolar products.

T_{amb} = ambient temperature

Maximum allowable ambient temperature, usually 150 °C, for NXP discrete bipolar products.

T_{stg} = storage temperature

Maximum allowable storage temperature under MSL1 conditions.

2.1.2 Thermal characteristics

$R_{\text{th}(j-a)}$ = thermal resistance from junction to ambient

$$R_{\text{th}(j-a)} = R_{\text{th}(j-sp)} + R_{\text{th}(sp-a)}$$

The $R_{\text{th}(sp-a)}$ value depends on the Printed-Circuit Board (PCB) material and on the footprint, layout and surrounding environmental conditions. Therefore, in the data sheets NXP Semiconductors indicates on which substrate the values were measured.

$R_{\text{th}(j-sp)}$ = thermal resistance from junction to solder point

The $R_{\text{th}(j-sp)}$ value is essentially independent of the external component, like PCB, footprint and solder.

It is sensitive to the die size, the leadframe, the die-bonding method and the mold compound of the package. The values of $R_{\text{th}(j-sp)}$ are measured from the cathode lead.

2.1.3 Electrical characteristics

V_F = forward voltage

Typical values under different forward current conditions.

I_R = reverse current

Typical values under different reverse voltage conditions.

C_d = diode capacitance

Typical diode capacitance under different reverse voltage conditions.

3. PMEG FlatPower Schottky barrier rectifier selection criteria

Circuit performance and long-term reliability are affected by the temperature of the die. Electrical power dissipated in any semiconductor device is a source of heat. This source increases the temperature of the die above the reference point of 298.15 K | 25 °C | 77 °F.

3.1 Temperature limits

The increase in temperature depends on the power capability of the device and the thermal resistance of the complete system (SMD + PCB).

It can be described as follow:

$$P_{tot} = \frac{T_{j(max)} - T_{amb}}{R_{th(j-a)}} \quad (1)$$

Heat transfer can occur by radiation, conduction and convection.

Surface-Mounted Devices (SMD) lose most of their heat by conduction when mounted on a substrate. The heat conducts from the junction via the package leads and the soldering connections to the substrate. Some heat radiates from the package into the ambient, where it disappears by convection or by active cooling air. The heat from the substrate disappears in the same way.

The thermal resistance from junction to ambient can be described as follow:

$$R_{th(j-a)} = R_{th(j-sp)} + R_{th(sp-a)} \quad (2)$$

Calculating the maximum power capability, the following temperatures must be taken into account:

- maximum junction temperature $T_{j(max)}$
- maximum solder point temperature $T_{sp(max)}$
- ambient temperature T_{amb}

As an example, the limiting factors of the SOD123W package are shown by the PMEG3020ER in the following sections.

3.1.1 FR4 PCB, single-sided copper, tin-plated and standard footprint

- maximum junction temperature $T_{j(max)} = 150\text{ °C} \mid 423.15\text{ K}$
- thermal resistance from junction to ambient $R_{th(j-a)} = 220\text{ K/W}$
- thermal resistance from junction to solder point $R_{th(j-sp)} = 18\text{ K/W}$

$$P_{tot(max)} = \frac{T_{j(max)} - T_{amb}}{R_{th(j-a)}} = \frac{423,15\text{K} - (298,15\text{K})}{220\frac{\text{K}}{\text{W}}} = 0,57\text{W} \tag{3}$$

$$T_{sp} = T_{j(max)} - P_{tot(max)} \times R_{th(j-sp)} \tag{4}$$

$$T_{sp} = 423,15\text{K} - 0,57\text{W} \times 18\frac{\text{K}}{\text{W}} = 412,15\text{K} \mid 139\text{°C} \mid (282,2\text{°F}) \tag{5}$$

To avoid issues, like solder cracks or degradation of the solder, NXP strongly recommends:

$$T_{sp(max)} \leq 125\text{ °C}$$

3.1.2 FR4 PCB, single-sided copper, tin-plated and mounting pad for cathode 1 cm²

- maximum junction temperature $T_{j(max)} = 150\text{ °C} \mid 423.15\text{ K}$
- thermal resistance from junction to ambient $R_{th(j-a)} = 130\text{ K/W}$
- thermal resistance from junction to solder point $R_{th(j-sp)} = 18\text{ K/W}$

$$P_{tot(max)} = \frac{T_{j(max)} - T_{amb}}{R_{th(j-a)}} = \frac{423,15\text{K} - (298,15\text{K})}{130\frac{\text{K}}{\text{W}}} = 0,96\text{W} \tag{6}$$

$$T_{sp} = T_{j(max)} - P_{tot(max)} \times R_{th(j-sp)} \tag{7}$$

$$T_{sp} = 423,15\text{K} - 0,96\text{W} \times 18\frac{\text{K}}{\text{W}} = 405,87\text{K} \mid 133\text{°C} \mid (271,4\text{°F}) \tag{8}$$

This behavior is shown in Figure 9 and Figure 10 of the data sheet PMEG3020ER.

To avoid issues, like solder cracks or degradation of the solder, NXP strongly recommends:


$$T_{sp(max)} \leq 125\text{ °C}$$

3.2 Pulse mode


In pulse mode, like in DC-to-DC converter, the thermal resistance from junction to ambient is a variable.

In order to give hardware designers the opportunity for best performance design, NXP's PMEG data sheets provide thermal impedance graphs at different footprint conditions.

3.2.1 FR4 PCB, single-sided copper, tin-plated and standard footprint




3.2.2 FR4 PCB, single-sided copper, tin-plated, 1 cm² cathode mounting pad



3.2.3 Example

The correct use of the thermal impedance graphics is very important.

In order to show how to use the Z_{th} graph the right way, the $I_{F(AV)}$ value from the corresponding graphic $I_{F(AV)}$ vs T_{amb} (see [Figure 4](#)) is verified.



$I_{F(AV)}$ is calculated as follows:

$$I_{F(AV)} = I_M \times \delta \tag{9}$$

I_M = peak current

δ = duty cycle

$$\delta = \frac{t_1}{t_2} \tag{10}$$

t_1 = pulse duration

t_2 = cycle duration




Fig 5. Duty cycle definition

For $\delta = 0.5$ and $f = 20$ kHz:

- $t_1 = 25 \mu\text{s}$ (pulse duration) = t_p (s)
- $t_2 = 50 \mu\text{s}$ (cycle duration)




Fig 6. Transient thermal impedance from junction to ambient as a function of pulse duration; typical values

Approximate the $Z_{th(j-a)}$ value from the graph at $\delta = 0.5$ and calculate the maximum power dissipation with the formula:

$$P_{tot(max)} = \frac{T_{j(max)} - T_{amb}}{Z_{th(j-a)}} = \frac{423,15K - (298,15K)}{100 \frac{K}{W}} = 1,25W \tag{11}$$

So, there is an “improvement” in P_{tot} by factor 2 under pulsed condition.

From this, $I_{F(AV)}$ can be calculated with the [Equation 11](#) and the typical V_F value taken from the data sheet:

$$I_M = \frac{P_{tot(max)}}{V_F} = \frac{1,25W}{0,365V} = 3,4A \quad (12)$$

$$I_{F(AV)} = I_M \times \delta = 1,7A \quad (13)$$

This result fits with the graphic $I_{F(AV)}$ vs T_{amb} (see [Figure 4](#)).

So thermal and electrical parameters are essential factors for the selection of the right PMEG Schottky barrier rectifier under considerations.

Changing the package (bigger package size, bigger silicon die, better thermal performance) fulfill easier the requirements than increasing the cooling pad area.

3.3 Conclusion

The characteristics given in the data sheet, help choosing the right PMEG Schottky barrier rectifier. The most critical question in hardware design is the maximum allowable P_{tot} capability.

Data sheet parameters are a good instrument to compare different products under standard conditions.

The worst-case scenario of an application can be calculated from the Z_{th} graphs and $R_{th(j-a)}$ values. After that the right NXP PMEG Schottky barrier rectifier for design can be selected.

4. Product portfolio

Table 1. Product portfolio with $T_j = 150\text{ °C}$

Type number	V_R	I_F	$I_{FSM(max)}$	$V_{F(max)}$ at I_F	$I_{R(max)}$ at V_R	Package	AEC-Q101
PMEG2010ER	20 V	1 A	50 A	340 mV	1.00 mA	SOD123W	YES
PMEG2010BER	20 V	1 A	50 A	450 mV	0.05 mA	SOD123W	YES
PMEG3010ER	30 V	1 A	50 A	360 mV	1.50 mA	SOD123W	YES
PMEG3010BER	30 V	1 A	50 A	450 mV	0.05 mA	SOD123W	YES
PMEG3010EP	30 V	1 A	50 A	360 mV	1.50 mA	SOD128	YES
PMEG3010BEP	30 V	1 A	50 A	450 mV	0.05 mA	SOD128	YES
PMEG3020ER	30 V	2 A	50 A	420 mV	1.50 mA	SOD123W	YES
PMEG3020BER	30 V	2 A	50 A	520 mV	0.05 mA	SOD123W	YES
PMEG3020EP	30 V	2 A	50 A	360 mV	3.00 mA	SOD128	YES
PMEG3020BEP	30 V	2 A	50 A	450 mV	0.10 mA	SOD128	YES
PMEG3020CEP	30 V	2 A	50 A	420 mV	1.50 mA	SOD128	YES
PMEG3020DEP	30 V	2 A	50 A	520 mV	0.05 mA	SOD128	YES
PMEG3030EP	30 V	3 A	50 A	360 mV	5.00 mA	SOD128	YES
PMEG3030BEP	30 V	3 A	50 A	450 mV	0.15 mA	SOD128	YES
PMEG3050EP	30 V	5 A	70 A	360 mV	8.00 mA	SOD128	YES
PMEG3050BEP	30 V	5 A	70 A	450 mV	0.25 mA	SOD128	YES
PMEG4010ER	40 V	1 A	50 A	490 mV	0.05 mA	SOD123W	YES
PMEG4010EP	40 V	1 A	50 A	490 mV	0.05 mA	SOD128	YES
PMEG4020ER	40 V	2 A	50 A	490 mV	0.10 mA	SOD123W	YES
PMEG4020EP	40 V	2 A	50 A	490 mV	0.10 mA	SOD128	YES
PMEG4030ER	40 V	3 A	50 A	540 mV	0.10 mA	SOD123W	YES
PMEG4030EP	40 V	3 A	50 A	490 mV	0.20 mA	SOD128	YES
PMEG4050EP	40 V	5 A	70 A	490 mV	0.30 mA	SOD128	YES
PMEG6010ER	60 V	1 A	50 A	530 mV	0.06 mA	SOD123W	YES
PMEG6010EP	60 V	1 A	50 A	530 mV	0.06 mA	SOD128	YES
PMEG6020ER	60 V	2 A	50 A	530 mV	0.15 mA	SOD123W	YES
PMEG6020EP	60 V	2 A	50 A	530 mV	0.15 mA	SOD128	YES
PMEG6030EP	60 V	3 A	50 A	530 mV	0.20 mA	SOD128	YES

Table 2. Product portfolio with $T_j = 175\text{ °C}$

Type number	V_R	I_F	$I_{FSM(max)}$	$V_{F(max)}$ at I_F	$I_{R(max)}$ at V_R	Package	AEC-Q101
PMEG4010ETR	40 V	1 A	50 A	490 mV	0.05 mA	SOD123W	YES
PMEG4010ETP	40 V	1 A	50 A	490 mV	0.05 mA	SOD128	YES
PMEG4020ETR	40 V	2 A	50 A	490 mV	0.10 mA	SOD123W	YES
PMEG4020ETP	40 V	2 A	50 A	490 mV	0.10 mA	SOD128	YES
PMEG4030ETP	40 V	3 A	70 A	490 mV	0.20 mA	SOD128	YES
PMEG4050ETP	40 V	5 A	50 A	530 mV	0.30 mA	SOD128	YES
PMEG6010ETR	60 V	1 A	50 A	530 mV	0.15 mA	SOD123W	YES
PMEG6020ETR	60 V	2 A	50 A	530 mV	0.15 mA	SOD123W	YES

Table 2. Product portfolio with $T_j = 175\text{ °C}$...continued

Type number	V_R	I_F	$I_{FSM(max)}$	$V_{F(max)}$ at I_F	$I_{R(max)}$ at V_R	Package	AEC-Q101
PMEG6020ETP	60 V	2 A	50 A	530 mV	0.15 mA	SOD128	YES
PMEG6030ETP	60 V	3 A	50 A	530 mV	0.20 mA	SOD128	YES
PMEG6045ETP	60 V	4.5 A	70 A	530 mV	0.40 mA	SOD128	YES

5. Appendix

5.1 Average value

$$I_{F(AV)} = \frac{1}{T} \int_0^T i(t) dt \quad (14)$$

For the given square-wave signal:

$$I_{F(AV)} = \frac{1}{T} \int_0^{T/2} (i(t) dt + 0) \quad (15)$$

$$I_{F(AV)} = I \times 0,5 \quad (16)$$

In general, for square wave as simplification:

$$I_{F(AV)} = I_M \times \delta \quad (17)$$

In general, for full-wave sinusoidal signal as simplification:

$$I_{F(AV)} = \frac{2 \times I_M}{\Pi} \quad (18)$$

In general, for triangle signal as simplification:

$$I_{F(AV)} = I_M \times \frac{\delta}{2} \quad (19)$$

5.2 Root Mean Square value

$$I_{RMS} = \sqrt{I_{F(AV)}^2} \quad (20)$$

$$I_{RMS} = \sqrt{\frac{1}{T} \int_0^T i(t)^2 dt} \quad (21)$$

For the given square wave:

$$I_{RMS} = \sqrt{\frac{1}{T} \int_0^{T/2} (i(t)^2 dt + 0)} \quad (22)$$

$$I_{RMS} = \sqrt{I_M^2 \times \frac{T}{2T}} \quad (23)$$

$$I_{RMS} = I_M \sqrt{0,5} \quad (24)$$

In general, for square waves:

$$I_{RMS} = I_M \times \sqrt{\delta} \quad (25)$$

In general, for full-wave sinusoidal signal as simplification:

$$I_{RMS} = \frac{I_M}{\sqrt{2}} \quad (26)$$

In general, for triangle signal as simplification:

$$I_{RMS} = I_M \times \sqrt{\frac{\delta}{3}} \quad (27)$$

6. References

- [1] **Philips Semiconductors** — Power Semiconductors, Applications Handbook 1995
- [2] **NXP Semiconductors** — Product data sheet PMEG3020ER, Rev. 01, 29 December 2008

7. Legal information

7.1 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

7.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Evaluation products — This product is provided on an "as is" and "with all faults" basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of non-infringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer.

In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out of the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages.

Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer's exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US\$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose.

7.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

8. Contents

1	Introduction	3
2	Description of NXP Semiconductors FlatPower Schottky barrier rectifiers	3
2.1	Data sheet parameters	3
2.1.1	Limiting values	3
2.1.2	Thermal characteristics	4
2.1.3	Electrical characteristics	4
3	PMEG FlatPower Schottky barrier rectifier selection criteria	5
3.1	Temperature limits	5
3.1.1	FR4 PCB, single-sided copper, tin-plated and standard footprint	6
3.1.2	FR4 PCB, single-sided copper, tin-plated and mounting pad for cathode 1 cm ²	6
3.2	Pulse mode	6
3.2.1	FR4 PCB, single-sided copper, tin-plated and standard footprint	7
3.2.2	FR4 PCB, single-sided copper, tin-plated, 1 cm ² cathode mounting pad	7
3.2.3	Example	8
3.3	Conclusion	10
4	Product portfolio	11
5	Appendix	13
5.1	Average value	13
5.2	Root Mean Square value	14
6	References	15
7	Legal information	16
7.1	Definitions	16
7.2	Disclaimers	16
7.3	Trademarks	16
8	Contents	17

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2013.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 12 February 2013

Document identifier: AN10808