### LTM4613



### EN55022B Compliant 36V<sub>IN</sub>, 15V<sub>OUT</sub>, 8A, DC/DC µModule Regulator **DESCRIPTION**

The LTM<sup>®</sup>4613 is a complete, ultralow noise, 8A switch mode DC/DC power supply. Included in the package are the switching controller, power FETs, inductor and all support components. Operating over an input voltage range of 5V to 36V, the LTM4613 supports an output voltage range of 3.3V to 15V, set by a single external resistor. Only bulk input and output capacitors are needed to finish the design.

High switching frequency and an adaptive on-time current mode architecture enables a very fast transient response to line and load changes without sacrificing stability.

The onboard input filter and noise cancellation circuits achieve low noise coupling, thus effectively reducing the electromagnetic interference (EMI)—see Figure 7. Furthermore, the DC/DC  $\mu$ Module<sup>®</sup> regulator can be synchronized with an external clock to reduce undesirable frequency harmonics and allow PolyPhase<sup>®</sup> operation for high load currents.

The LTM4613 is offered in a space saving and thermally enhanced 15mm  $\times$  15mm  $\times$  4.32mm LGA package, which enables utilization of unused space on the bottom of PC boards for high density point-of-load regulation. The LTM4613 is Pb-free and RoHS compliant.


### FEATURES

- Complete Low EMI Switch Mode Power Supply
- EN55022 Class B Compliant
- Wide Input Voltage Range: 5V to 36V
- 8A Output Current
- 3.3V to 15V Output Voltage Range
- Low Input and Output Referred Noise
- Output Voltage Tracking and Margining
- PLL Frequency Synchronization
- 2% Maximum Total DC Error
- Power Good Tracks with Margining
- Current Foldback Protection
- Parallel/Current Sharing
- Ultrafast Transient Response
- Current Mode Control
- Programmable Soft-Start
- Output Overvoltage Protection
- –55°C to 125°C Operating Temperature Range (LTM4613MPV)
- Small Surface Mount Footprint, Low Profile (15mm × 15mm × 4.32mm) LGA Package


### **APPLICATIONS**

- Telecom and Networking Equipment
- Industrial and Avionic Equipment
- RF Systems

### TYPICAL APPLICATION




#### Radiated Emission Scan with $24V_{IN}$ to $12V_{OUT}$ at 8A



# ABSOLUTE MAXIMUM RATINGS

(Note 1)
INTV <sub>CC.</sub> DRV <sub>CC</sub> 0.3V to 6V
V <sub>OUT</sub> –0.3V to 16V
PLLIN, FCB, TRACK/SS, MPGM, MARGO,
MARG1, PGOOD0.3V to INTV <sub>CC</sub> + 0.3V
RUN0.3V to 5V
V <sub>FB</sub> , COMP–0.3V to 2.7V
V <sub>IN</sub> , V <sub>D</sub> 0.3V to 36V
Internal Operating Temperature Range (Note 2)
E- and I-Grades40°C to 125°C
MP-Grade55°C to 125°C
Storage Temperature Range55°C to 125°C
Peak Package Body Temperature 245°C

### PIN CONFIGURATION



## ORDER INFORMATION

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTM4613EV#PBF	LTM4613EV#PBF	LTM4613V	133-Lead (15mm × 15mm × 4.32mm) LGA	-40°C to 125°C
LTM4613IV#PBF	LTM4613IV#PBF	LTM4613V	133-Lead (15mm × 15mm × 4.32mm) LGA	-40°C to 125°C
LTM4613MPV#PBF	LTM4613MPV#PBF	LTM4613V	133-Lead (15mm × 15mm × 4.32mm) LGA	-55°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/

This product is only offered in trays. For more information go to: http://www.linear.com/packaging/



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at  $T_A = 25^{\circ}C$  (Note 2),  $V_{IN} = 24V$ , unless otherwise noted. Per Typical Application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IN(DC)</sub>	Input DC Voltage			5		36	V
V <sub>OUT(DC)</sub>	Output Voltage, Total Variation with Line and Load	$C_{IN} = 10\mu F \times 3$ , $C_{OUT} = 47\mu F \times 4$ ; FCB = 0, V <sub>IN</sub> = 24V to 36V, V <sub>OUT</sub> = 12V		11.83	12.07	12.31	V
Input Specific	ations	·					·
V <sub>IN(UVLO)</sub>	Undervoltage Lockout Threshold	I <sub>OUT</sub> = 0A			3.2	4.8	V
IINRUSH(VIN)	Input Inrush Current at Start-Up	$\begin{array}{l} I_{OUT} = 0A; \ C_{IN} = 10 \mu F \times 3, \ C_{OUT} = 47 \mu F \times 4; \ C_{SS} = 22 n F \\ V_{OUT} = 12 V \\ V_{IN} = 24 V \\ V_{IN} = 36 V \end{array}$			150 120		mA mA
I <sub>Q(VIN)</sub>	Input Supply Bias Current	$V_{\rm IN} = 36V$ , $V_{\rm OUT} = 12V$ , Switching Continuous, $I_{\rm OUT} = 0A$ $V_{\rm IN} = 24V$ , $V_{\rm OUT} = 12V$ , Switching Continuous, $I_{\rm OUT} = 0A$ Shutdown, RUN = 0, $V_{\rm IN} = 36V$			78 60 50		mA mA μA
I <sub>S(VIN)</sub>	Input Supply Current	V <sub>IN</sub> = 36V, V <sub>OUT</sub> = 12V, I <sub>OUT</sub> = 8A V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 12V, I <sub>OUT</sub> = 8A			2.90 4.26		A A
VINTVCC	Internal V <sub>CC</sub> Voltage	V <sub>IN</sub> = 36V, RUN > 2V, I <sub>OUT</sub> = 0A		4.7	5	5.3	V
Output Specif	ications						·
I <sub>OUT(DC)</sub>	Output Continuous Current Range	V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 12V (Note 4)		0		8	A
$\frac{\Delta V_{OUT(LINE)}}{V_{OUT}}$	Line Regulation Accuracy	$V_{OUT}$ = 12V, FCB = 0V, $V_{IN}$ = 24V to 36V, $I_{OUT}$ = 0A	•		0.05	0.3	%
$\frac{\Delta V_{OUT(LOAD)}}{V_{OUT}}$	Load Regulation Accuracy	$V_{OUT}$ = 12V, FCB = 0V, $I_{OUT}$ = 0A to 8A (Note 4) $V_{IN}$ = 36V $V_{IN}$ = 24V	•		0.5 0.5	0.75 0.75	%
V <sub>IN(AC)</sub>	Input Ripple Voltage	$ \begin{array}{l} I_{OUT} = 0A, \\ C_{IN} = 1 \times 10 \mu F \ X5R \ Ceramic \ and \ 1 \times 100 \mu F \ Electrolytic, \\ 3 \times 10 \mu F \ X5R \ Ceramic \ on \ V_D \ Pins \\ V_{IN} = 24V, \ V_{OUT} = 12V \ (Note \ 5) \end{array} $			10		mV <sub>P-P</sub>
V <sub>OUT(AC)</sub>	Output Ripple Voltage				19		mV <sub>P-P</sub>
f <sub>S</sub>	Output Ripple Voltage Frequency	V <sub>IN</sub> = 24V, V <sub>OUT</sub> = 12V, I <sub>OUT</sub> = 0A			600		kHz
$\Delta V_{OUT(START)}$	Turn-On Overshoot	$C_{OUT}$ = 47µF $\times$ 4, $V_{OUT}$ = 12V, $I_{OUT}$ = 0A, $C_{SS}$ = 22nF $V_{IN}$ = 36V $V_{IN}$ = 24V			20 20		mV mV
t <sub>START</sub>	Turn-On Time	$C_{OUT}$ = 47µF $\times$ 4, $V_{OUT}$ = 12V, $I_{OUT}$ = 0A, $C_{SS}$ = Open $V_{IN}$ = 36V $V_{IN}$ = 24V			0.3 0.3		ms ms
$\Delta V_{OUT(LS)}$	Peak Deviation for Dynamic Load	Load: 0% to 50% to 0% of Full Load $C_{OUT} = 1 \times 10\mu$ F, $3 \times 47\mu$ F X5R Ceramic, $1 \times 47\mu$ F POSCAP $V_{IN} = 24V$ , $V_{OUT} = 12V$			250		mV
t <sub>SETTLE</sub>	Settling Time for Dynamic Load Step	Load: 0% to 50% to 0% of Full Load $C_{OUT} = 1 \times 10\mu$ F, $3 \times 47\mu$ F X5R Ceramic, $1 \times 47\mu$ F POSCAP $V_{IN} = 24V$ , $V_{OUT} = 12V$			100		μs
I <sub>OUT(PK)</sub>	Output Current Limit	$C_{OUT} = 47 \mu F \times 4$ $V_{IN} = 36V, V_{OUT} = 12V$ $V_{IN} = 24V, V_{OUT} = 12V$			12 12		A



**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full internal operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C (Note 2), V<sub>IN</sub> = 24V, unless otherwise noted. Per Typical Application (front page) configuration.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS		
Control Section									
V <sub>FB</sub>	Voltage at V <sub>FB</sub> Pin	$I_{OUT} = 0A, V_{OUT} = 12V$		0.591	0.6	0.609	V		
V <sub>RUN</sub>	RUN Pin On/Off Threshold			1	1.5	1.9	V		
I <sub>SS/TRACK</sub>	Soft-Start Charging Current	V <sub>SS/TRACK</sub> = 0V		-1	-1.5	-2	μA		
V <sub>FCB</sub>	Forced Continuous Threshold			0.57	0.6	0.63	V		
I <sub>FCB</sub>	Forced Continuous Pin Current	V <sub>FCB</sub> = 0V			-1	-2	μA		
t <sub>ON(MIN)</sub>	Minimum On-Time	(Note 3)			50	100	ns		
t <sub>OFF(MIN)</sub>	Minimum Off-Time	(Note 3)			250	400	ns		
R <sub>PLLIN</sub>	PLLIN Input Resistor				50		kΩ		
IDRVCC	Current into DRV <sub>CC</sub> Pin	$V_{OUT} = 12V$ , $I_{OUT} = 0A$ , $DRV_{CC} = 5V$			22	30	mA		
R <sub>FBHI</sub>	Resistor Between V <sub>OUT</sub> and V <sub>FB</sub> Pins			99.5	100	100.5	kΩ		
V <sub>MPGM</sub>	Margin Reference Voltage				1.18		V		
V <sub>MARG0</sub> , V <sub>MARG1</sub>	MARGO, MARG1 Voltage Thresholds				1.4		V		
PGOOD									
$\Delta V_{FBH}$	PGOOD Upper Threshold	V <sub>FB</sub> Rising		7	10	13	%		
$\Delta V_{FBL}$	PGOOD Lower Threshold	V <sub>FB</sub> Falling		-7	-10	-13	%		
$\Delta V_{FB(HYS)}$	PGOOD Hysteresis	V <sub>FB</sub> Returning			1.5		%		
V <sub>PGL</sub>	PGOOD Low Voltage	I <sub>PG00D</sub> = 5mA			0.2	0.4	V		

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LTM4613 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTM4613E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications over the -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4613I is guaranteed to meet specifications over the -40°C to 125°C internal operating temperature range. The LTM4613MP

is guaranteed and tested over the full -55°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.


Note 3: 100% tested at die level only.


Note 4: See the Output Current Derating curves for different VIN, VOUT and  $T_A$ .


Note 5: Guaranteed by design.




### TYPICAL PERFORMANCE CHARACTERISTICS (Refer to Figure 18)









Efficiency vs Load Current with 15V<sub>OUT</sub> (FCB = 0)




Transient Response from  $24 V_{\text{IN}}$  to  $12 V_{\text{OUT}}$ 




Transient Response from  $12V_{IN}$  to  $3.3V_{OUT}$ 




Start-Up with  $24V_{IN}$  to  $12V_{OUT}$  at  $I_{OUT} = 0A$ 




Transient Response from  $12V_{\text{IN}}$  to  $5V_{\text{OUT}}$ 



Start-Up with  $24V_{IN}$  to  $12V_{OUT}$  at  $I_{OUT} = 8A$ 



### **TYPICAL PERFORMANCE CHARACTERISTICS**





### PIN FUNCTIONS (See Package Description for Pin Assignments)

 $V_{\rm IN}$  (Bank 1): Power Input Pins. Apply input voltage between these pins and PGND pins. Recommend placing input decoupling capacitance directly between  $V_{\rm IN}$  pins and PGND pins.

**PGND (Bank 2):** Power Ground Pins for Both Input and Output Returns.

**V<sub>OUT</sub> (Bank 3):** Power Output Pins. Apply output load between these pins and PGND pins. Recommend placing output decoupling capacitance directly between these pins and PGND pins (see the LTM4613 Pin Configuration below).

 $V_D$  (Pins C1 to C7, B6 to B7, A6): Top FET Drain Pins. Add more high frequency ceramic decoupling capacitors between  $V_D$  and PGND to handle the input RMS current and reduce the input ripple further.

**DRV<sub>CC</sub>** (Pins C10, E11, E12): These pins normally connect to  $INTV_{CC}$  for powering the internal MOSFET drivers. They can be biased up to 6V from an external supply with about 50mA capability. This improves efficiency at the higher input voltages by reducing power dissipation in the module. See the Applications Information section.

**INTV<sub>CC</sub> (Pin A7):** This pin is for additional decoupling of the 5V internal regulator.


**PLLIN (Pin A8):** External Clock Synchronization Input to the Phase Detector. This pin is internally terminated to SGND with a 50k resistor. Apply a clock above 2V and below  $INTV_{CC}$  subject to minimum on-time and minimum off-time requirements. See the Applications Information section.

**FCB (Pin M12):** Forced Continuous Input. Connect this pin to SGND to force continuous synchronization operation at light load or to  $INTV_{CC}$  to enable discontinuous mode operation at light load.

**TRACK/SS (Pin A9):** Output Voltage Tracking and Soft-Start Pin. When the module is configured as a master output, then a soft-start capacitor is placed on this pin to ground to control the master ramp rate. A soft-start capacitor can be used for soft-start turn-on as a standalone regulator. Slave operation is performed by putting a resistor divider from the master output to the ground, and connecting the center point of the divider to this pin. See the Applications Information section.

**MPGM (Pins A12, B11):** Programmable Margining Input. A resistor from these pins to ground sets a current that is equal to 1.18V/R. This current multiplied by 10k will equal a value in millivolts that is a percentage of the 0.6V reference voltage. Leave floating if margining is not used. See the Applications Information section. To parallel LTM4613s, each requires an individual MPGM resistor. Do not tie MPGM pins together.

 $f_{SET}$  (Pin B12): Frequency Set Internally to 600kHz at 12V Output. An external resistor can be placed from this pin to ground to increase frequency or from this pin to V<sub>IN</sub> to reduce frequency. See the Applications Information section for frequency adjustment.





## PIN FUNCTIONS

 $V_{FB}$  (Pin F12): The Negative Input of the Error Amplifier. Internally, this pin is connected to  $V_{OUT}$  with a 100k 0.5% precision resistor. Different output voltages can be programmed with an additional resistor between the  $V_{FB}$  and SGND pins. See the Applications Information section.

**MARGO (Pin C12):** LSB Logic Input for the Margining Function. Together with the MARG1 pin, the MARG0 pin will determine if a margin high, margin low, or no margin state is applied. The pin has an internal pull-down resistor of 50k. See the Applications Information section.

**MARG1 (Pins C11, D12):** MSB Logic Input for the Margining Function. Together with the MARG0 pin, the MARG1 pin will determine if a margin high, margin low, or no margin state is applied. The pins have an internal pull-down resistor of 50k. See the Applications Information section.

**SGND (Pins D9, H12):** Signal Ground Pins. These pins connect to PGND at output capacitor point.

**COMP (Pins A11, D11):** Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 0.7V corresponding to zero sense voltage (zero current).

**PGOOD (Pin G12):** Output Voltage Power Good Indicator. Open-drain logic output that is pulled to ground when the output voltage is not within  $\pm 10\%$  of the regulation point, after a 25µs power bad mask timer expires.

**RUN (Pins A10, B9):** Run Control Pins. A voltage above 1.9V will turn on the module, and below 1V will turn off the module. A programmable UVLO function can be accomplished with a resistor from  $V_{IN}$  to this pin that has a 5.1V Zener to ground. Maximum pin voltage is 5V.

MTP (Pins J12, K12, L12): No Connect Pins. Leave floating. Used for mounting to PCB.



46131

### **BLOCK DIAGRAM**




Figure 1. Simplified Block Diagram

### **DECOUPLING REQUIREMENTS** Specifications are at $T_A = 25^{\circ}C$ . Use Figure 1 configuration.

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
C <sub>IN</sub>	External Input Capacitor Requirement (V <sub>IN</sub> = 24V to 36V, V <sub>OUT</sub> = 12V)	I <sub>OUT</sub> = 8A	30	100		μF
C <sub>OUT</sub>	External Output Capacitor Requirement $(V_{IN} = 24V \text{ to } 36V, V_{OUT} = 12V)$	I <sub>OUT</sub> = 8A	100	220		μF



# OPERATION

### **Power Module Description**

The LTM4613 is a standalone nonisolated switch mode DC/DC power supply. It can deliver 8A of DC output current with minimal external input and output capacitors. This module provides a precisely regulated output voltage programmable via one external resistor from  $3.3V_{DC}$  to  $15V_{DC}$  over a wide 5V to 36V input voltage. The typical application schematic is shown in Figure 18.

The LTM4613 has an integrated constant on-time current mode regulator, ultralow  $R_{DS(ON)}$  FETs with fast switching speed and integrated Schottky diodes. The typical switching frequency is 600kHz at full load at 12V output. With current mode control and internal feedback loop compensation, the LTM4613 module has sufficient stability margins and good transient performance under a wide range of operating conditions and with a wide range of output capacitors, even all ceramic output capacitors.

Current mode control provides cycle-by-cycle fast current limiting. Moreover, foldback current limiting is provided in an overcurrent condition when  $V_{FB}$  drops. Internal overvoltage and undervoltage comparators pull the open-drain PGOOD output low if the output feedback voltage exits a  $\pm 10\%$  window around the regulation point. Furthermore, in an overvoltage condition, internal top FET M1 is turned

off and bottom FET M2 is turned on and held on until the overvoltage condition clears.

Input filter and noise cancellation circuitry reduce the noise coupling to inputs and outputs, and ensure the electromagnetic interference (EMI) meets the limits of EN55022 Class B (see Figure 7).

Pulling the RUN pin below 1V forces the controller into its shutdown state, turning off both M1 and M2. At light load currents, discontinuous mode (DCM) operation can be enabled to achieve higher efficiency compared to continuous mode (CCM) by setting FCB pin higher than 0.6V.

When the  $DRV_{CC}$  pin is connected to  $INTV_{CC}$ , an integrated 5V linear regulator powers the internal gate drivers. If a 5V external bias supply is applied on  $DRV_{CC}$  pin, then an efficiency improvement will occur due to the reduced power loss in the internal linear regulator. This is especially true at the higher input voltage range.

The MPGM, MARGO, and MARG1 pins are used to support voltage margining, where the percentage of margin is programmed by the MPGM pin, while the MARGO and MARG1 select positive or negative margining. The PLLIN pin provides frequency synchronization of the device to an external clock. The TRACK/SS pin is used for power supply tracking and soft-start programming.

# **APPLICATIONS INFORMATION**

The typical LTM4613 application circuit is shown in Figure 18. External component selection is primarily determined by the input voltage, the maximum load current and the output voltage. Refer to Table 2 for specific external capacitor requirements for a particular application.

### V<sub>IN</sub> to V<sub>OUT</sub> Stepdown Ratios

There are restrictions in the maximum  $V_{IN}$  and  $V_{OUT}$  step down ratio that can be achieved for a given input voltage. These constraints are shown in the Typical Performance Characteristic curve labeled " $V_{IN}$  to  $V_{OUT}$  Step-Down Ratio." Note that additional thermal derating may be applied. See the Thermal Considerations and Output Current Derating section in this data sheet.

### Output Voltage Programming and Margining

The PWM controller has an internal 0.6V reference voltage. As shown in the Block Diagram, a 100k 0.5% internal feedback resistor connects the  $V_{OUT}$  and  $V_{FB}$  pins together. Adding a resistor,  $R_{FB}$ , from the  $V_{FB}$  pin to the SGND pin programs the output voltage.

$$V_{OUT} = 0.6V \bullet \frac{100k + R_{FB}}{R_{FB}}$$

or equivalently,

$$R_{FB} = \frac{100k}{\frac{V_{OUT}}{0.6V} - 1}$$

46131

#### Table 1. R<sub>FB</sub> Standard 1% Resistor Values vs V<sub>OUT</sub>

V <sub>OUT</sub> (V)	3.3	5	6	8	10	12	14	15
$R_{FB}$ (k $\Omega$ )	22.1	13.7	11	8.06	6.34	5.23	4.42	4.12

The MPGM pin programs a current that when multiplied by an internal 10k resistor sets up the 0.6V reference  $\pm$ offset for margining. A 1.18V reference divided by the R<sub>PGM</sub> resistor on the MPGM pin programs the current. Calculate V<sub>OUT(MARGIN)</sub>:

$$V_{OUT(MARGIN)} = \frac{\% V_{OUT}}{100} \bullet V_{OUT}$$

Where  $V_{OUT}$  is the percentage of  $V_{OUT}$  to be margined, and  $V_{OUT(MARGIN)}$  is the margin quantity in volts:

$$R_{PGM} = \frac{V_{OUT}}{0.6V} \bullet \frac{1.18V}{V_{OUT(MARGIN)}} \bullet 10k$$

Where  ${\sf R}_{PGM}$  is the resistor value to place on the MPGM pin to ground.

The output margining will be  $\pm$  margining of the value. This is controlled by the MARG0 and MARG1 pins. See the truth table below:

MARG1	MARGO	MODE
LOW	LOW	NO MARGIN
LOW	HIGH	MARGIN UP
HIGH	LOW	MARGIN DOWN
HIGH	HIGH	NO MARGIN

#### **Parallel Operation**

The LTM4613 device is an inherently current mode controlled device. This allows the paralleled modules to have very good current sharing and balanced thermal on the design. Figure 21 shows a schematic of the parallel design. The voltage feedback equation changes with the variable N as modules are paralleled. The equation:

$$R_{FB} = \frac{\frac{100k}{N}}{\frac{V_{OUT}}{0.6V} - 1}$$

where N is the number of paralleled modules.

#### **Operating Frequency**

The operating frequency of the LTM4613 is optimized to achieve the compact package size and the minimum output ripple voltage while still keeping high efficiency. As shown in Figure 2, the frequency is linearly increased with larger output voltages to keep the low output current ripple. Figure 3 shows the inductor current ripple  $\Delta I$  with different output voltages. In most applications, no additional frequency adjusting is required.

If lower output ripple is required, the operating frequency f can be increased by adding a resistor  $\rm R_{fSET}$  between  $\rm f_{SET}$  pin and SGND, as shown in Figure 19.




Figure 2. Operating Frequency vs Output Voltage




Figure 3. Pk-Pk Inductor Current Ripple vs Output Voltage



For output voltages more than 12V, the frequency can be higher than 600kHz, thus reducing the efficiency significantly. Additionally, the minimum off time 400ns normally limits the operation when the input voltage is close to the output voltage. Therefore, it is recommended to lower the frequency in these conditions by connecting a resistor ( $R_{fSET}$ ) from the f<sub>SET</sub> pin to V<sub>IN</sub>, as shown in Figure 20.

$$f = \frac{V_{OUT}}{5 \cdot 10^{-11} \left( \frac{3 \cdot R_{fSET} \cdot 133k}{R_{fSET} - 2 \cdot 133k} \right)}$$

The load current can affect the frequency due to its constant on-time control. If constant frequency is a necessity, the PLLIN pin can be used to synchronize the frequency of the LTM4613 to an external clock subject to minimum on-time and off-time limits, as shown in Figures 21 to 23.

### Input Capacitors

LTM4613 is designed to achieve the low input conducted EMI noise due to the fast switching of turn-on and turn-off. Additionally, a high-frequency inductor is integrated into the input line for noise attenuation. V<sub>D</sub> and V<sub>IN</sub> pins are available for external input capacitors to form a high frequency  $\pi$  filter. As shown in Figure 18, the ceramic capacitors, C1-C3, on the V<sub>D</sub> pins is used to handle most of the RMS current into the converter, so careful attention is needed for capacitors C1-C3 selection.

For a buck converter, the switching duty cycle can be estimated as:

$$D = \frac{V_{OUT}}{V_{IN}}$$

Without considering the inductor current ripple, the RMS current of the input capacitor can be estimated as:

$$I_{CIN(RMS)} = \frac{I_{OUT(MAX)}}{\eta} \bullet \sqrt{D \bullet (1-D)}$$

In this equation,  $\eta$  is the estimated efficiency of the power module. Note the capacitor ripple current ratings are often based on temperature and hours of life. This makes it advisable to properly derate the input capacitor, or choose a capacitor rated at a higher temperature than

required. Always contact the capacitor manufacturer for derating requirements.

In a typical 8A output application, three very low ESR, X5R or X7R,  $10\mu$ F ceramic capacitors are recommended for C1-C3. This decoupling capacitance should be placed directly adjacent to the module V<sub>D</sub> pins in the PCB layout to minimize the trace inductance and high frequency AC noise. Each  $10\mu$ F ceramic is typically good for 2A of RMS ripple current. Refer to your ceramics capacitor catalog for the RMS current ratings.

To attenuate the high frequency noise, extra input capacitors should be connected to the V<sub>IN</sub> pads and placed before the high frequency inductor to form the  $\pi$  filter. One of these low ESR ceramic input capacitors is recommended to be close to the connection into the system board. A large bulk 100µF capacitor is only needed if the input source impedance is compromised by long inductive leads or traces.

### **Output Capacitors**

The LTM4613 is designed for low output voltage ripple. The bulk output capacitors defined as  $C_{OUT}$  are chosen with low enough effective series resistance (ESR) to meet the output voltage ripple and transient requirements.  $C_{OUT}$ can be low ESR tantalum capacitor, low ESR polymer capacitor or ceramic capacitor. The typical capacitance is  $4 \times$  $47\mu$ F if all ceramic output capacitors are used. Additional output filtering may be required by the system designer, if further reduction of output ripple or dynamic transient spike is required. Table 2 shows a matrix of different output voltages and output capacitors to minimize the voltage droop and overshoot during a 4A load transient. The table optimizes total equivalent ESR and total bulk capacitance to maximize transient performance.

Multiphase operation with multiple LTM4613 devices in parallel will also lower the effective output ripple current due to the phase interleaving operation. Refer to Figure 4 for the normalized output ripple current versus the duty cycle. Figure 4 provides a ratio of peak-to-peak output ripple current to the inductor ripple current as functions of duty cycle and the number of paralleled phases. Pick the corresponding duty cycle and the number of phases to get the correct output ripple current value. For example, each phase's inductor ripple current  $\Delta I_L$  is ~5.0A for a 36V




#### Table 2. Output Voltage Response Versus Component Matrix (Refer to Figure 19)

#### TYPICAL MEASURED VALUES

VENDORS	PART NUMBER	VENDORS	PART NUMBER			
Murata	GRM32ER61C476KEI5L (47µF, 16V)	Murata	GRM32ER71H106K (10µF, 50V)			
Murata	GRM32ER61C226KE20L (22µF, 16V)	TDK	C3225X5RIC226M (22µF, 16V)			

V <sub>OUT</sub> (V)	C <sub>in</sub> (Ceramic)	C <sub>IN</sub> (BULK)	C <sub>out1</sub> (Ceramic)	C <sub>OUT2</sub> (BULK)	V <sub>IN</sub> (V)	DROOP (mV)	PK-TO-PK (mV)	RECOVERY TIME (µs)	LOAD Step (A)	LOAD STEP SLEW RATE (A/µS)	R <sub>FB</sub> (kΩ)
3.3	$2 \times 10 \mu F 50V$	100µF 50V	2×22uF 16V	150µF 16V	5	84	175	50	4	10	22.1
3.3	$2 \times 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	5	91	181	40	4	10	22.1
3.3	$2 \times 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	12	100	188	50	4	10	22.1
3.3	$2 \times 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	12	100	191	40	4	10	22.1
3.3	$2  imes 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	24	113	200	50	4	10	22.1
3.3	$2 \times 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	24	103	197	40	4	10	22.1
5	$2 \times 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	12	109	222	60	4	10	13.7
5	$2 \times 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	12	122	238	50	4	10	13.7
5	$2 \times 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	24	119	228	60	4	10	13.7
5	$2 \times 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	24	122	238	50	4	10	13.7
5	$2 \times 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	36	125	231	60	4	10	13.7
5	$2 \times 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	36	128	247	50	4	10	13.7
12	$2 \times 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	24	178	363	150	4	10	5.23
12	$2  imes 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	24	238	488	90	4	10	5.23
12	$2  imes 10 \mu F 50 V$	100µF 50V	2×22uF 16V	150µF 16V	36	181	369	150	4	10	5.23
12	$2  imes 10 \mu F 50 V$	100µF 50V	4×47uF 16V	None	36	244	500	90	4	10	5.23







to 12V design. The duty cycle is about 0.33. The 2-phase curve shows a ratio of ~0.33 for a duty cycle of 0.33. This 0.33 ratio of output ripple current to the inductor ripple current  $\Delta I_L$  at 5.0A equals 1.65A of the output ripple current ( $\Delta I_0$ ).

The output voltage ripple has two components that are related to the amount of bulk capacitance and effective series resistance (ESR) of the output bulk capacitance. The equation is:

$$\Delta V_{\text{OUT}(P-P)} \approx \left(\frac{\Delta I_0}{8 \bullet f \bullet N \bullet C_{\text{OUT}}}\right) + \frac{\text{ESR} \bullet \Delta I_0}{N}$$

Where f is the frequency and N is the number of paralleled phases.

#### Fault Conditions: Current Limit and Overcurrent Foldback

LTM4613 has a current mode controller, which inherently limits the cycle-by-cycle inductor current not only in steady state operation, but also in transient.

To further limit current in the event of an overload condition, the LTM4613 provides foldback current limiting. If the output voltage falls by more than 50%, then the maximum output current is progressively lowered to about one sixth of its full current limit value.

### Soft-Start and Tracking

The TRACK/SS pin provides a means to either soft-start the regulator or track it to a different power supply. A capacitor on this pin will program the ramp rate of the output voltage. A  $1.5\mu$ A current source will charge up the external soft-start capacitor to 80% of the 0.6V internal voltage reference plus or minus any margin delta. This will control the ramp of the internal reference and the output voltage. The total soft-start time can be calculated as:

$$t_{\text{SOFTSTART}} \cong 0.8 \bullet (0.6 \pm 0.6 \bullet V_{\text{OUT}} \text{ Margin \%}) \bullet \frac{C_{\text{SS}}}{1.5 \mu \text{A}}$$

If the RUN pin falls below 2.5V, then the soft-start pin is reset to allow for the proper soft-start again. Current foldback and force continuous mode are disabled during the soft-start process. The soft-start function can also be used to control the output ramp rising time, so that another regulator can be easily tracked.

### **Output Voltage Tracking**

Output voltage tracking can be programmed externally using the TRACK/SS pin. The output can be tracked up and down with another regulator. Figure 5 shows an example of coincident tracking where the master regulator's output is divided down with an external resistor divider that is the same as the slave regulator's feedback divider. Ratiometric modes of tracking can be achieved by selecting different resistor values to change the output tracking ratio. The master output must be greater than the slave output




Figure 5. Coincident Tracking




Figure 6. Coincident Output Tracking



for the tracking to work. Figure 6 shows the coincident output tracking.

Ratiometric tracking can be achieved by a few simple calculations and the slew rate value applied to the master's TRACK pin. The TRACK pin has a control range from 0 to 0.6V. The master's TRACK pin slew rate is directly equal to the master's output slew rate in Volts/Time. The equation:

$$\frac{\text{MR}}{\text{SR}} \bullet 100 \text{k} = \text{R2}$$

where MR is the master's output slew rate and SR is the slave's output slew rate in Volts/Time. When coincident tracking is desired, then MR and SR are equal, thus R2 is equal the 100k.  $R_{TA}$  is derived from equation:

$$R1 = \frac{0.6V}{\frac{V_{FB}}{100k} + \frac{V_{FB}}{R_{FB}} - \frac{V_{TRACK}}{R2}}$$

where  $V_{FB}$  is the feedback voltage reference of the regulator, and  $V_{TRACK}$  is 0.6V. Since R2 is equal to the 100k top feedback resistor of the slave regulator in equal slew rate or coincident tracking, then R1 is equal to  $R_{FB}$  with  $V_{FB} = V_{TRACK}$ . Therefore R2 = 100k, and R1 = 5.23k in Figure 5.


In ratiometric tracking, a different slew rate maybe desired for the slave regulator. R2 can be solved for when SR is slower than MR. Make sure that the slave supply slew rate is chosen to be fast enough so that the slave output voltage will reach it final value before the master output.

For example, MR = 1.5V/1ms, and SR = 1.2V/1ms. Then R2 = 125k. Solve for R1 to equal to 5.18k.

Each of the TRACK pins will have the  $1.5\mu$ A current source on when a resistive divider is used to implement tracking on that specific channel. This will impose an offset on the TRACK pin input. Smaller values resistors with the same ratios as the resistor values calculated from the above equation can be used. For example, where the 100k is used then a 10k can be used to reduce the TRACK pin offset to a negligible value.

### RUN Enable

The RUN pin is used to enable the power module. The



The RUN pin can also be used as an undervoltage lockout (UVLO) function by connecting a resistor divider from the input supply to the RUN pin. The equation for UVLO threshold:

$$V_{\rm UVLO} = \frac{R_{\rm A} + R_{\rm B}}{R_{\rm B}} \bullet 1.5 \rm V$$

where  $\mathsf{R}_{\mathsf{A}}$  is the top resistor, and  $\mathsf{R}_{\mathsf{B}}$  is the bottom resistor.

### **Power Good**

The PGOOD pin is an open-drain pin that can be used to monitor valid output voltage regulation. This pin monitors a  $\pm 10\%$  window around the regulation point, and tracks with margining.

### **COMP** Pin

The pin is the external compensation pin. The module has already been internally compensated for most output voltages. Linear Technology provides LTpowerCAD<sup>™</sup> for more control loop optimization.

### FCB Pin

The FCB pin determines whether the bottom MOSFET remains on when current reverses in the inductor. Tying this pin above its 0.6V threshold enables discontinuous operation where the bottom MOSFET turns off when inductor current reverses. FCB pin below the 0.6V threshold forces continuous synchronous operation, allowing current to reverse at light loads and maintaining high frequency operation.

### **PLLIN** Pin

The power module has a phase-locked loop comprised of an internal voltage controlled oscillator and a phase detector. This allows the internal top MOSFET turn-on to be locked to the rising edge of the external clock. The external clock frequency range must be within  $\pm 30\%$  around the set operating frequency. A pulse detection circuit is used to detect a clock on the PLLIN pin to turn on the phaselocked loop. The pulse width of the clock has to be at least 400ns. The clock high level must be above 2V and clock 4613f



low level below 0.3V. During the start-up of the regulator, the phase-locked loop function is disabled.

### $\mathsf{INTV}_{\mathsf{CC}}$ and $\mathsf{DRV}_{\mathsf{CC}}$ Connection

An internal low dropout regulator produces an internal 5V supply that powers the control circuitry and  $DRV_{CC}$  for driving the internal power MOSFETs. Therefore, if the system does not have a 5V power rail, the LTM4613 can be directly powered by V<sub>IN</sub>. The gate driver current through the LDO is about 20mA. The internal LDO power dissipation can be calculated as:

 $P_{LDO\_LOSS} = 20 \text{mA} \bullet (V_{IN} - 5V)$ 

The LTM4613 also provides the external gate driver voltage pin DRV<sub>CC</sub>. If there is a 5V rail in the system, it is recommended to connect the DRV<sub>CC</sub> pin to the external 5V rail. This is especially true for higher input voltages. Do not apply more than 6V to the DRV<sub>CC</sub> pin.

### **Radiated EMI Noise**


High radiated EMI noise is a disadvantage for switching regulators by nature. Fast switching turn-on and turn-off make the large di/dt change in the converters, which act as the radiation sources in most systems. LTM4613 integrates the feature to minimize the radiated EMI noise to meet the most applications with low noise requirements. An optimized gate driver for the MOSFET and a noise cancellation network are installed inside the LTM4613 to achieve the low radiated EMI noise. Figure 7 shows a typical example for the LTM4613 to meet the EN55022 Class B radiated emission limit.

#### Thermal Considerations and Output Current Derating

In different applications, LTM4613 operates in a variety of thermal environments. The maximum output current is limited by the environment thermal condition. Sufficient cooling should be provided to help ensure reliable operation. When the cooling is limited, proper output current derating is necessary, considering ambient temperature, airflow, input/output condition, and the need for increased reliability.

The thermal resistances reported in the Pin Configuration section of the data sheet are consistent with those parameters defined by JESD51-9. They are intended for use with finite element analysis (FEA) software modeling tools that leverage the outcome of thermal modeling, simulation and correlation to hardware evaluation performed on a  $\mu$ Module package mounted to a hardware test board. This is also defined by JESD51-9, "Test Boards for Area Array Surface Mount Package Thermal Measurements." The motivation for providing these thermal coefficients in found in JESD51-12, "Guidelines for Reporting and Using Electronic Package Thermal Information."

Many designers may opt to use laboratory equipment








and a test vehicle, such as the demo board, to anticipate the  $\mu$ Module regulator's thermal performance in their application at various electrical and environmental operating conditions to compliment any FEA activities. Without FEA software, the thermal resistances reported in the Pin Configuration section are in and of themselves not relevant to providing guidance of thermal performance. Instead, the derating curves provided in the data sheet can be used in a manner that yields insight and guidance pertaining to one's application usage, and can be adapted to correlate thermal performance to one's own application.

The Pin Configuration section of the data sheet typically gives four thermal coefficients, explicitly defined in JESD51-12. These coefficients are quoted or paraphrased below:

- θ<sub>JA</sub>, the thermal resistance from junction-to-ambient, is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as "still air" although natural convection causes the air to move. This value is determined with the part mounted to a JESD51-9 defined test board, which does not reflect an actual application or viable operating condition.
- $\theta_{JCbottom}$ , the thermal resistance from the junction to the bottom of the product case, is the junction-to-board thermal resistance with all of the component power

dissipation flowing through the bottom of the package. In the typical  $\mu$ Module regulator, the bulk of the heat flows out of the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages, but the test conditions do not generally match the user's application.

- θ<sub>JCtop</sub>, the thermal resistance from the junction to the top of the product case, is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the µModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of θ<sub>JCbottom</sub>, this value may be useful for comparing packages, but the test conditions do not generally match the user's application.
- $\theta_{JB}$ , the thermal resistance from the junction to the printed circuit board, is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the  $\mu$ Module regulator and into the board. It is really the sum of the  $\theta_{JCbottom}$  and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two-sided, two-layer board. This board is described in JESD51-9.







A graphical representation of the aforementioned thermal resistances is given in Figure 8. Blue resistances are contained within the  $\mu$ Module package, whereas green resistances are external to the  $\mu$ Module package.

As a practical matter, it should be clear to the reader that no individual or sub group of the four thermal resistance parameters defined by JESD51-12, or provided in the Pin Configuration section, replicates or conveys normal operating conditions of a  $\mu$ Module regulator. For example, in normal board-mounted applications, never does 100% of the device's total power loss (heat) thermally conduct exclusively through the top or exclusively through bottom of the package—as the standard defines for  $\theta_{JCtop}$  and  $\theta_{JCbottom}$ , respectively. In practice, power loss is thermally dissipated in both directions away from the package. Granted, in the absence of a heat sink and airflow, the majority of the heat flow is into the board.

Within a SIP (System-In-Package) module, be aware that there are multiple power devices and components dissipating power, with a consequence that the thermal resistances relative to different junctions of components or die are not exactly linear with respect to total package power loss. To reconcile this complication without sacrificing modeling simplicity—but also, not ignoring practical realities—an approach has been taken using FEA software modeling along with laboratory testing in a controlled environment chamber to reasonably define and correlate the thermal resistance values supplied in this data sheet:

- Initially, FEA software is used to accurately build the mechanical geometry of the µModule regulator and the specified PCB with all of the correct material coefficients, along with accurate power loss source definitions;
- This model simulates a software-defined JEDEC environment consistent with JSED51-9 to predict power loss heat flow and temperature readings at different interfaces that enable the calculation of the JEDECdefined thermal resistance values;

- 3. The model and FEA software is used to evaluate the μModule regulator with heat sinks and airflow;
- 4. Having solved for, and analyzed these thermal resistance values and simulated various operating conditions in the software model, a thorough laboratory evaluation replicates the simulated conditions with thermocouples within a controlled environment chamber while operating the device at the same power loss as that which was simulated.

An outcome of this process and due diligence yields a set of derating curves provided in other sections of this data sheet. After these laboratory tests have been performed and correlated to the  $\mu$ Module regulator model, the  $\theta_{JB}$ and  $\theta_{JA}$  are summed together to correlate quite well with the  $\mu$ Module regulator model, with no airflow or heat sinking, in a properly defined chamber. This  $\theta_{JB} + \theta_{JA}$  value is shown in the Pin Configuration section, and should accurately equal the  $\theta_{JA}$  value in this section, because approximately 100% of power loss flows from the junction through the board into ambient with no airflow or top mounted heat sink.

The power loss curves in Figures 9 and 10 can be used in coordination with the load current derating curves in Figures 11 to 16 for calculating an approximate  $\theta_{JA}$  for the module. Each figure has three curves that are taken at three different airflow conditions. Graph designation delineates between no heat sink, and a BGA heat sink. Each of the load current derating curves will lower the maximum load current as a function of the increased ambient temperature to keep the maximum junction temperature of the power module at 125°C maximum. This will maintain the maximum operating temperature below 125°C. Table 3 provides the approximate  $\theta_{JA}$  for Figures 11 to 16. A complete explanation of the thermal characteristics is provided in the thermal application note, AN110.






Figure 9. Power Loss at  $12V_{OUT}$  and  $15V_{OUT}$ 




Figure 10. Power Loss at 5V<sub>OUT</sub>




Figure 11. No Heat Sink with  $36V_{IN}$  to  $5V_{OUT}$ 




Figure 12. BGA Heat Sink with  $36V_{IN}$  to  $5V_{OUT}$ 




Figure 13. No Heat Sink with 24V<sub>IN</sub> to 12V<sub>OUT</sub>




Figure 14. BGA Heat Sink with  $24V_{IN}$  to  $12V_{OUT}$ 




Figure 15. No Heat Sink with  $36V_{\text{IN}}$  to  $15V_{\text{OUT}}$ 

V<sub>IN</sub> to 12V<sub>OUT</sub>




Figure 16. BGA Heat Sink with  $36V_{\text{IN}}$  to  $15V_{\text{OUT}}$ 





#### Table 3. 12V and 15V Outputs

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figures 13, 15	24, 36	Figure 9	0	None	≈14
Figures 13, 15	24, 36	Figure 9	200	None	≈10
Figures 13, 15	24, 36	Figure 9	400	None	≈10
Figures 14, 16	24, 36	Figure 9	0	BGA Heat Sink	≈13
Figures 14, 16	24, 36	Figure 9	200	BGA Heat Sink	≈8
Figures 14, 16	24, 36	Figure 9	400	BGA Heat Sink	≈8

#### Table 4. 5V Output

DERATING CURVE	V <sub>IN</sub> (V)	POWER LOSS CURVE	AIRFLOW (LFM)	HEAT SINK	θ <sub>JA</sub> (°C/W)
Figure 11	36	Figure 10	0	None	≈11
Figure 11	36	Figure 10	200	None	≈9
Figure 11	36	Figure 10	400	None	≈9
Figure 12	36	Figure 10	0	BGA Heat Sink	≈11
Figure 12	36	Figure 10	200	BGA Heat Sink	≈8.5
Figure 12	36	Figure 10	400	BGA Heat Sink	≈8.5

#### Heat Sink Manufacturer

Wakafield Engineering Dart No: LTN20060 Depart 602-635-2800		
	Wakefield Engineering	Phone: 603-635-2800

#### Safety Considerations

The LTM4613 modules do not provide isolation from  $V_{\text{IN}}$  to  $V_{\text{OUT}}$ . There is no internal fuse. If required, a slow blow fuse with a rating twice the maximum input current needs to be provided to protect each unit from catastrophic failure.

#### Layout Checklist/Example

The high integration of LTM4613 makes the PCB board layout very simple and easy. However, to optimize its electrical and thermal performance, some layout considerations are still necessary.

- Use large PCB copper areas for high current path, including  $V_{IN}$ , PGND and  $V_{OUT}$ . It helps to minimize the PCB conduction loss and thermal stress.
- Place high frequency ceramic input and output capacitors next to the  $V_D,\,PGND$  and  $V_{OUT}$  pins to minimize high frequency noise.
- Place a dedicated power ground layer underneath the unit.

- Use round corners for the PCB copper layer to minimize the radiated noise.
- To minimize the EMI noise and reduce module thermal stress, use multiple vias for interconnection between top layer and other power layers.
- Do not put vias directly on pads.
- If vias are placed onto the pads, the the vias must be capped.
- Interstitial via placement can also be used if necessary.
- Use a separated SGND ground copper area for components connected to signal pins. Connect the SGND to PGND underneath the unit.
- Place one or more high frequency ceramic capacitors close to the connection into the system board.

Figure 17 gives a good example of the recommended layout.






Figure 17. Recommended PCB Layout




Figure 18. Typical 22V to  $36V_{IN}$ , 12V at 8A Design






Figure 19. Typical 5V to  $36V_{IN}$ , 3.3V at 8A Design with 400kHz Frequency




Figure 20. 26V to  $36V_{IN}$ , 15V at 5A Design with 600kHz Frequency






Figure 21. 2-Phase, Parallel 12V at 16A Design with 600kHz Frequency






Figure 22. 2-Phase, 12V and 10V at 6A Design with 600kHz Frequency and Output Voltage Tracking






Figure 23. 2-Phase, 5V and 3.3V at 8A Design with 500kHz Frequency and Output Voltage Tracking



### PACKAGE DESCRIPTION

#### Pin Assignment Tables (Arranged by Pin Function)


			(/intaligou b	y	011)		
PIN NAME		PIN NAME		PIN NAME		PIN NAME	
A1 A2 A3 A4 A5 B1 B2	VIN VIN VIN VIN VIN VIN VIN VIN VIN VIN	D1 D2 D3 D4 D5 D6 E1	PGND PGND PGND PGND PGND PGND PGND PGND	J1 J2 J3 J4 J5 J6 J7 J8 J9 J10 J11 K1 K2 K3 K4 K5 K6 K7 K8 K9 K10 K11 L1 L2 L3 L4 L5 L6 L7 L8 L9 L10 L11	Vout   Vout	A6 A7 A8 A9 A10 A11 A12	A7 IŇTV <sub>CC</sub> A8 PLLIN   A9 TRACK/SS   A10 RUN   A11 COMP
B2 B3 B4 B5		E1 E2 E3 E4 E5 E6 E7 E8				B6 B7 B8 B9 B10 B11	
		F1 F2 F3 F4 F5 F6 F7 F8 F9				C1 C2 C3 C4 C5 C6 C7 C8 C9 C10 C11 C12 D7 D8 D9 D10 D11 D12	V <sub>D</sub> V <sub>D</sub> V <sub>D</sub> V <sub>D</sub> V <sub>D</sub> V <sub>D</sub> V <sub>D</sub> 
		G1 G2 G3 G4 G5 G6 G7 G8 G9 G10					DRV <sub>CC</sub> MARG1 MARG0 - SGND - COMP MARG1
		G11 H1 H2 H3	PGND PGND PGND PGND	M1 M2 M3 M5 M6 M7 M8 M9 M10 M11	Vout Vout Vout Vout Vout Vout Vout Vout	E9 E10 E11 E12 F10	– – DRV <sub>CC</sub> DRV <sub>CC</sub>
		H4 H5 H6 H7 H8	PGND PGND PGND			F11 F12 G12	– – V <sub>FB</sub> PG00D
			PGND PGND PGND PGND PGND			H12	SGND
		H9 H10				J12	NC
		H10 H11				K12	NC
						L12	NC



M12

FCB

### PACKAGE DESCRIPTION






**133-Lead (15mm**  $\times$  **15mm**  $\times$  **4.32mm)** (Reference LTC DWG # 05-08-1884 Rev Ø)

LGA Package

Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

### PACKAGE PHOTOGRAPH



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS		
LTM4606	EN55022B Compliant 28V <sub>IN</sub> , 6A DC/DC µModule Regulator	EN55022 Class B Certified with PLL, Output Tracking and Margining,		
LTM4600	10A DC/DC µModule Regulator	Basic 10A DC/DC µModule Regulator, LGA Package		
LTM4600HVMP	Military Plastic 10A DC/DC µModule Regulator	Guaranteed Operation from –55°C to 125°C Ambient, LGA Package		
LTM4601/ LTM4601A	12A DC/DC µModule Regulator with PLL, Output Tracking/ Margining and Remote Sensing	Synchronizable, PolyPhase Operation, LTM4601-1/LTM4601A-1 Version Has No Remote Sensing, LGA Package		
LTM4602	6A DC/DC μModule Regulator	Pin Compatible with the LTM4600, LGA Package		
LTM4603	6A DC/DC μModule Regulator with PLL and Output Tracking/Margining and Remote Sensing	Synchronizable, PolyPhase Operation, LTM4603-1 Version Has No Remote Sensing, Pin Compatible with the LTM4601, LGA Package		
LTM4604A	Low V <sub>IN</sub> 4A DC/DC µModule Regulator	$2.375V \leq V_{IN} \leq 5.5V, \ 0.8V \leq V_{OUT} \leq 5V, \ 9mm \times 15mm \times 2.3mm$ LGA Package		
LTM4608A	Low V <sub>IN</sub> 8A DC/DC µModule Regulator	2.7V $\leq$ V <sub>IN</sub> $\leq$ 5.5V; 0.6V $\leq$ V <sub>OUT</sub> $\leq$ 5V; 9mm $\times$ 15mm $\times$ 2.8mm LGA Package		
LTM8020	High V <sub>IN</sub> 0.2A DC/DC Step-Down $\mu$ Module Regulator	$4V \leq V_{IN} \leq 36V\!, 1.25V \leq V_{OUT} \leq 5V$ 6.25mm $\times$ 6.25mm $\times$ 2.3mm LGA Package		
LTM8021	High V <sub>IN</sub> 0.5A DC/DC Step-Down $\mu$ Module Regulator	$3V \leq V_{IN} \leq 36V,  0.8V \leq V_{OUT} \leq 5V  6.25mm \times 11.25mm \times 2.8mm$ LGA Package		
LTM8022/ LTM8023	$36V_{\text{IN}},$ 1A and 2A DC/DC $\mu\text{Module}$ Regulator	Pin Compatible; 3.6V $\leq$ V $_{IN}$ $\leq$ 36V; 9mm $\times$ 11.25mm $\times$ 2.8mm LGA Package		
LTM4612	EN55022B Compliant 36V <sub>IN</sub> , 5A µModule Regulator	PLL Input, $5V \le V_{IN} \le 36V$ , $15mm \times 15mm \times 2.8mm$ LGA Package		



