


TO-252

TO-251

### Features


- 12.9A, 80V,  $R_{DS(on)} = 0.1\Omega$  @  $V_{GS} = 10$  V
- Low gate charge ( typical 8.8 nC)
- Low Crss ( typical 29 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability
- Low level gate drive requirements allowing direct operation from logic drives



### General Description

These N-Channel enhancement mode power field effect transistors are produced using Kersemi proprietary, planar stripe, DMOS technology.

This advanced technology is especially tailored to minimize on-state resistance, provide superior switching performance, and withstand a high energy pulse in the avalanche and commutation modes. These devices are well suited for low voltage applications such as automotive, high efficiency switching for DC/DC converters, and DC motor control.



### Absolute Maximum Ratings

 $T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	FQD17N08L / FQU17N08L	Units
$V_{DSS}$	Drain-Source Voltage	80	V
$I_D$	Drain Current - Continuous ( $T_C = 25^\circ\text{C}$ )	12.9	A
	- Continuous ( $T_C = 100^\circ\text{C}$ )	8.2	A
$I_{DM}$	Drain Current - Pulsed	(Note 1)	A
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulsed Avalanche Energy	(Note 2)	mJ
$I_{AR}$	Avalanche Current	(Note 1)	A
$E_{AR}$	Repetitive Avalanche Energy	(Note 1)	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$	(Note 3)	V/ns
$P_D$	Power Dissipation ( $T_A = 25^\circ\text{C}$ ) *	2.5	W
	Power Dissipation ( $T_C = 25^\circ\text{C}$ )	40	W
	- Derate above $25^\circ\text{C}$	0.32	W/ $^\circ\text{C}$
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to +150	$^\circ\text{C}$
$T_L$	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds	300	$^\circ\text{C}$

### Thermal Characteristics

Symbol	Parameter	Typ	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	--	3.13	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *	--	50	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	--	110	$^\circ\text{C}/\text{W}$

\* When mounted on the minimum pad size recommended (PCB Mount)

**Electrical Characteristics**
 $T_C = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	80	--	--	V
$\Delta \text{BV}_{\text{DSS}} / \Delta T_J$	Breakdown Voltage Temperature Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$	--	0.08	--	$\text{V}/^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 80 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$	--	--	1	$\mu\text{A}$
		$V_{\text{DS}} = 64 \text{ V}$ , $T_C = 125^\circ\text{C}$	--	--	10	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate-Body Leakage Current, Forward	$V_{\text{GS}} = 20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$	--	--	100	nA
$I_{\text{GSSR}}$	Gate-Body Leakage Current, Reverse	$V_{\text{GS}} = -20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$	--	--	-100	nA

**On Characteristics**

$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250 \mu\text{A}$	1.0	--	2.0	V
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}$ , $I_D = 6.45 \text{ A}$ $V_{\text{GS}} = 5 \text{ V}$ , $I_D = 6.45 \text{ A}$	--	0.076 0.090	0.100 0.115	$\Omega$
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 25 \text{ V}$ , $I_D = 6.45 \text{ A}$ (Note 4)	--	11.7	--	S

**Dynamic Characteristics**

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 25 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$	--	400	520	pF
$C_{\text{oss}}$	Output Capacitance		--	120	155	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	29	37	pF

**Switching Characteristics**

$t_{\text{d(on)}}$	Turn-On Delay Time	$V_{\text{DD}} = 40 \text{ V}$ , $I_D = 16.5 \text{ A}$ , $R_G = 25 \Omega$	--	7	25	ns
$t_r$	Turn-On Rise Time		--	290	590	ns
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	20	50	ns
$t_f$	Turn-Off Fall Time		--	75	160	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 64 \text{ V}$ , $I_D = 16.5 \text{ A}$ , $V_{\text{GS}} = 5 \text{ V}$	--	8.8	11.5	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	2.0	--	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	5.4	--	nC


**Drain-Source Diode Characteristics and Maximum Ratings**

$I_S$	Maximum Continuous Drain-Source Diode Forward Current	--	--	12.9	A	
$I_{\text{SM}}$	Maximum Pulsed Drain-Source Diode Forward Current	--	--	51.6	A	
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_S = 12.9 \text{ A}$	--	--	1.5	V
$t_{\text{rr}}$	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$ , $I_S = 16.5 \text{ A}$ , $dI_F / dt = 100 \text{ A}/\mu\text{s}$	--	55	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	85	--	nC


**Notes:**

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2.  $L = 0.83\text{mH}$ ,  $I_{AS} = 12.9\text{A}$ ,  $V_{DD} = 25\text{V}$ ,  $R_G = 25 \Omega$ , Starting  $T_J = 25^\circ\text{C}$
3.  $I_{SD} \leq 16.5\text{A}$ ,  $d/dt \leq 300\text{A}/\mu\text{s}$ ,  $V_{DD} \leq \text{BV}_{\text{DSS}}$ , Starting  $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width  $\leq 300\mu\text{s}$ , Duty cycle  $\leq 2\%$
5. Essentially independent of operating temperature


## Typical Characteristics




**Figure 1. On-Region Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. On-Resistance Variation vs.  
Drain Current and Gate Voltage**



**Figure 4. Body Diode Forward Voltage  
Variation vs. Source Current  
and Temperature**




**Figure 5. Capacitance Characteristics**




**Figure 6. Gate Charge Characteristics**


### Typical Characteristics (Continued)




**Figure 7. Breakdown Voltage Variation vs. Temperature**




**Figure 8. On-Resistance Variation vs. Temperature**






**Figure 9. Maximum Safe Operating Area**







**Figure 10. Maximum Drain Current vs. Case Temperature**



**Figure 11. Transient Thermal Response Curve**


**Gate Charge Test Circuit & Waveform**

**Resistive Switching Test Circuit & Waveforms**

**Unclamped Inductive Switching Test Circuit & Waveforms**


**Peak Diode Recovery dv/dt Test Circuit & Waveforms**




## Package Dimensions

## DPAK





**KSMD17N08L / KSMU17N08L**

**Package Dimensions (Continued)**

**IPAK**

