Power MOSFET

40 V, 8.9 A, 20 m Ω , Dual N-Channel SO-8

Features

- Low R_{DS(on)}
- Low Capacitance
- Optimized Gate Charge
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter		Symbol	Value	Unit	
Drain-to-Source Voltage		V _{DSS}	40	V	
Gate-to-Source Volta	age		V _{GS}	±20	V
Continuous Drain		T _A = 25°C	I _D	7.4	Α
Current R _{θJA} (Note 1)	Steady	T _A = 70°C		5.9	
Power Dissipation	State	T _A = 25°C	P _D	2.1	W
R _{θJA} (Note 1)		T _A = 70°C		1.3	
Continuous Drain		T _A = 25°C	I _D	8.9	Α
Current R _{θJA} (Note 1)	t ≤10 s	T _A = 70°C		7.1	
Power Dissipation	1 ≥ 10 5	T _A = 25°C	P _D	3.0	W
R _{θJA} (Note 1)		T _A = 70°C		1.9	
Pulsed Drain Current	t _p = 10 μs		I _{DM}	35	Α
Operating Junction and Storage Temperature		T _J , T _{STG}	-55 to +150	°C	
Source Current (Body Diode)			IS	7.0	Α
Single Pulse Drain-to-Source Avalanche		EAS	20	mJ	
Energy (L = 0.1 mH)		IAS	21	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Ambient Steady State (Notes 1 & 3)	$R_{ hetaJA}$	58	
Junction-to-Ambient - t ≤10 s (Note 1)	$R_{\theta JA}$	40	°C/W
Junction-to-Ambient Steady State (Note 2)	$R_{\theta JA}$	106	

- 1. Surface-mounted on FR4 board using 1 sq-in pad (Cu area = 1.127 in sq [2 oz] including traces).
- Surface-mounted on FR4 board using 0.155 in sq (100mm²) pad size.
- Both channels receive equivalent power dissipation
 W applied on each channel: T_J = 2 W * 58°C/W + 25°C = 141°C




ON Semiconductor®

http://onsemi.com

V _{(BR)DSS}	V _{(BR)DSS} R _{DS(ON)} MAX		
40 V	20 mΩ @ 10 V	8.9 A	
40 V	36.5 m Ω @ 4.5 V	0.9 A	


N-CHANNEL MOSFET



MARKING DIAGRAM/ **PIN ASSIGNMENT**



SO-8 **CASE 751** STYLE 11



= Assembly Location

= Year WW = Work Week = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMD5838NLR2G	SO-8 (Pb-Free)	2500/Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit	
OFF CHARACTERISTICS					•			
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D = 250 μA		40			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				32		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{GS} = 0 V$	T _J = 25 °C			1.0		
		$V_{DS} = 40 \text{ V}$	T _J = 125°C			100	μΑ	
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA	
ON CHARACTERISTICS (Note 4)					•	•	•	
Gate Threshold Voltage	V _{GS(TH)}	V _{GS} = V _{DS} , I _D =	= 250 μA	1.0	1.8	3.0	V	
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				6.0		mV/°C	
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V, I _E	₀ = 7 A		16.2	20		
		V _{GS} = 4.5 V, I _I	_D = 7 A		25.0	36.5	mΩ	
Forward Transconductance	9FS	V _{DS} = 15 V, I _E	₀ = 7 A		4.0		S	
CHARGES, CAPACITANCES & GATE RESIS	STANCE							
Input Capacitance	C _{ISS}				785			
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MHz	z, V _{DS} = 20 V		123		pF	
Reverse Transfer Capacitance	C _{RSS}				90		1	
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 20 V; I _D = 7 A			17			
					8.6	11	1	
Threshold Gate Charge	Q _{G(TH)}	V _{GS} = 4.5 V, V _{DS} = 20 V; I _D = 7 A			0.8		nC	
Gate-to-Source Charge	Q _{GS}				2.8		1	
Gate-to-Drain Charge	Q_{GD}				4.0		1	
Plateau Voltage	V _{GP}				3.2		V	
Gate Resistance	R _G				1.8		Ω	
SWITCHING CHARACTERISTICS (Note 5)					•	•	•	
Turn-On Delay Time	t _{d(ON)}				11			
Rise Time	t _r	V_{GS} = 4.5 V, V_{DS} = 20 V, I_{D} = 7 A, R_{G} = 2.5 Ω			23		ns	
Turn-Off Delay Time	t _{d(OFF)}				17			
Fall Time	t _f				4.0			
DRAIN-SOURCE DIODE CHARACTERISTIC	cs				•			
Forward Diode Voltage	V _{SD}	V _{GS} = 0 V, I _S = 7 A	T _J = 25°C		0.84	1.2		
	Is a second		T _J = 125°C		0.7		-	
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dIS/dt = 100 A/μs,			17			
Charge Time	l .				11		ns	
Charge fille	ta	$V_{GS} = 0 \text{ V. dIS/dt} =$	= 100 A/us.		"		110	
Discharge Time	t _a	$V_{GS} = 0 \text{ V, dIS/dt} = I_S = 7 \text{ A}$	= 100 A/μs,		6.0			

^{4.} Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
5. Switching characteristics are independent of operating junction temperatures.

TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES



TYPICAL PERFORMANCE CURVES






Figure 13. Thermal Response

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 ISSUE AK



SOLDERING FOOTPRINT*



(mm inches SCALE 6:1

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE
- MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 (0.006)
- DIMENSION D DOES NOT INCLUDE DAMBAR DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. 751-01 THRU 751-06 ARE OBSOLETE. NEW
- STANDARD IS 751-07

	MILLIMETERS		INC	HES		
DIM	MIN	MAX	MIN	MAX		
Α	4.80	5.00	0.189	0.197		
В	3.80	4.00	0.150	0.157		
C	1.35	1.75	0.053	0.069		
D	0.33	0.51	0.013	0.020		
G	1.27	1.27 BSC		0 BSC		
H	0.10	0.25	0.004	0.010		
7	0.19	0.25	0.007	0.010		
K	0.40	1.27	0.016	0.050		
М	0 °	8 °	0 °	8 °		
N	0.25	0.50	0.010	0.020		
S	5.80	6.20	0.228	0.244		

STYLE 11:

PIN 1. SOURCE 1

- 2 GATE 1
- SOURCE 2 3. GATE 2
- DRAIN 2
- 6. DRAIN 2 DRAIN 1
- DRAIN 1

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. arising out of the application or use of any product or circuit, and specification scan and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or other rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Phone: 421 33 790 2910

Phone: 81-3-5817-1050

Europe, Middle East and Africa Technical Support: Japan Customer Focus Center

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative