## Analog Sound Processors series

## Sound Processor for car audio built-in $2^{\text {nd }}$ order post filter

## BD37067FV-M

## Structure

It is built-in input selector of 6 stereo source and output to ADC after adjusting signal level. And built-in $2^{\text {nd }}$ order post filter to reduce out of band noise and 6ch Volume circuit. Moreover, it is simple to design set by built-in TDMA noise reduction systems.

## Feature

- Built-in differential input selector that can select single-ended / differential input
- Reduce the shock noise when switching gain due to built-in advanced switch circuit
- Decrease the out of band noise of DAC by built-in 2nd order post filter.
- Built-in buffered ground isolation amplifier to realize high CMRR characteristics
- No need to countermeasure using external components built-in TDMA noise reduction circuit
- Package is SSOP-B40. Putting same direction input-terminals and output-terminals make PCB layout easier and PCB area smaller.
- It is possible to control by 3.3 V for $\mathrm{I}^{2} \mathrm{C}$-BUS controller
- AEC-Q100 Qualified.


## Applications

It is the optimal for the car audio. Besides, it is possible to use for the audio equipment of mini Compo, micro Compo, TV.

## Key Specifications

- Total harmonic distortion :
0.003\%
- Maximum input voltage :
- Common mode rejection ratio :

■ Maximum output voltage :
■ Output noise voltage :

- Residual output noise voltage :
- Ripple rejection:
- Operating temperature range: 2.2Vrms(Typ) 55dB(Min)
2.1 Vrms (Typ)
$8 \mu \mathrm{Vrms}(\mathrm{Typ})$
$2.5 \mu \mathrm{Vrms}(\mathrm{Typ})$
-70dB (Typ)
$-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

Package
SSOP-B40


SSOP-B40
Typical Application Circuit


Figure 1. Application Circuit Diagram

## Pin Configuration



Figure 2. Pin configuration

Descriptions of terminal

| Terminal <br> No. | Terminal <br> Name | Description | Terminal <br> No. | Terminal <br> Name | Description |
| :---: | :---: | :--- | :---: | :---: | :--- |
| 1 | A1 | A input terminal of 1ch | 21 | VCC2 | VCC2 terminal for power supply |
| 2 | A2 | A input terminal of 2ch | 22 | SCL | I $^{2}$ C Communication clock terminal |
| 3 | B1 | B input terminal of 1ch | 23 | SDA | I $^{2}$ C Communication data terminal |
| 4 | B2 | B input terminal of 2ch | 24 | GND | GND terminal |
| 5 | CP1 | C positive input terminal of 1ch | 25 | VREF | BIAS terminal |
| 6 | CN | C negative input terminal | 26 | VCC1 | VCC1 terminal for power supply |
| 7 | CP2 | C positive input terminal of 2ch | 27 | IG2 | Input gain output terminal of 2ch |
| 8 | DP1 | D positive input terminal of 1ch | 28 | IG1 | Input gain output terminal of 1ch |
| 9 | DN | D negative input terminal | 29 | INC | Center input terminal |
| 10 | DP2 | D positive input terminal of 2ch | 30 | INS | Subwoofer input terminal |
| 11 | EP1 | E positive input terminal of 1ch | 31 | INR1 | Rear input terminal of 1ch |
| 12 | EN | E negative input terminal | 32 | INR2 | Rear input terminal of 2ch |
| 13 | EP2 | E positive input terminal of 2ch | 33 | INF1 | Front input terminal of 1ch |
| 14 | FP1 | F positive input terminal of 1ch | 34 | INF2 | Front input terminal of 2ch |
| 15 | FN1 | F negative input terminal of 1ch | 35 | OUTF2 | Front output terminal of 2ch |
| 16 | FN2 | F negative input terminal of 2ch | 36 | OUTF1 | Front output terminal of 1ch |
| 17 | FP2 | F positive input terminal of 2ch | 37 | OUTR2 | Rear output terminal of 2ch |
| 18 | MIN | Mixing input terminal | 38 | OUTR1 | Rear output terminal of 1ch |
| 19 | TEST1 | TEST terminal | 39 | OUTS | Subwoofer output terminal |
| 20 | TEST2 | TEST terminal | 40 | OUTC | Center output terminal |

## Terminal layout drawing



Figure 3. Block diagram and pin assign

## Absolute Maximum Ratings ( $\mathbf{T a =} \mathbf{2 5}{ }^{\circ} \mathrm{C}$ )

| Item | Symbol | Rating | Unit |
| :---: | :---: | :---: | :---: |
| Power supply Voltage | VCC (VCC1,2) | 10 | V |
| Input voltage | Vin | VCC +0.3 to GND-0.3 <br> Only SCL, SDA 7 to GND-0.3 | V |
| Power Dissipation | Pd | $1.125 \ldots 1$ | W |
| Storage Temperature | Tastg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

$※ 1$ This value decreases $9 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ for $\mathrm{Ta}=25^{\circ} \mathrm{C}$ or more.
ROHM standard board shall be mounted. Thermal resistance $\theta \mathrm{ja}=111.1\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ 。
ROHM Standard board size : 70×70×1.6(mmin
material : A FR4 grass epoxy board( $3 \%$ or less of copper foil area)

## Operating Range

| Item | Symbol | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power supply Voltage | VCC (VCC1,2) | 7.0 | 8.5 | 9.5 | V |
| Temperature | Topr | -40 | - | +85 | ${ }^{\circ} \mathrm{C}$ |

## Electrical Characteristic

(Unless specified particularly, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC} 1,2=8.5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}, \mathrm{Vin}=1 \mathrm{Vrms}, \mathrm{Rg}=600 \Omega, \mathrm{RL}=10 \mathrm{k} \Omega$,
A input, Input gain 0dB, Gain Adjust +6dB, LPF ON, Fader 0dB, Input point=A1/A2, Monitor point=IG1/IG2)

| $\begin{array}{\|l} \hline \text { y } \\ 0 \\ 0 \\ \hline \end{array}$ | Item | Symbol | Limit |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| $\underset{~ N}{\omega}$ | Current upon no signal (VCC1+VCC2) | lQ_vcc | - | 35 | 53 | mA | No signal |
|  | Input impedance (A) | $\mathrm{R}_{\text {IN_S }}$ | 70 | 100 | 130 | k $\Omega$ |  |
|  | Input impedance (B, C, D, E, F) | RIN_D | 175 | 250 | 325 | k $\Omega$ |  |
|  | Voltage gain | Gv | -1.5 | +0 | +1.5 | dB | $\mathrm{Gv}=20 \log (\mathrm{VOUT} / \mathrm{VIN})$ |
|  | Channel balance | CB | -1.5 | +0 | +1.5 | dB | $\mathrm{CB}=\mathrm{GV} 1-\mathrm{GV} 2$ |
|  | Total harmonic distortion | THD+N | - | 0.003 | 0.05 | \% | VOUT=1Vrms $B W=400-30 K H z$ |
|  | Output noise voltage | $\mathrm{V}_{\mathrm{NO} 1}$ | - | 3.1 | 8.0 | $\mu \mathrm{Vrms}$ | $\begin{aligned} & \mathrm{Rg}=0 \Omega \\ & \mathrm{BW}=\mathrm{IHF}-\mathrm{A} \end{aligned}$ |
|  | Maximum input voltage | $\mathrm{V}_{\text {IM }}$ | 2.0 | 2.2 | - | Vrms | $\begin{aligned} & \text { VIM at THD }+\mathrm{N}(\text { VOUT })=1 \% \\ & \text { BW }=400-30 \mathrm{KHz} \end{aligned}$ |
|  | Cross-talk between channels | CTC | - | -100 | -90 | dB | $\begin{aligned} & \mathrm{Rg}=0 \Omega \\ & \mathrm{CTC}=20 \mathrm{log}\left(\mathrm{VOUT} / \mathrm{VOUT}^{\prime}\right) \\ & \mathrm{BW}=\mathrm{IHF}-\mathrm{A} \\ & \hline \end{aligned}$ |
|  | Cross-talk between selectors | CTS | - | -100 | -90 | dB | $\begin{aligned} & \mathrm{Rg}=0 \Omega \\ & \mathrm{CTS}=20 \mathrm{log}(\mathrm{VOUT} / \mathrm{VOUT} \text { ) } \\ & \mathrm{BW}=\mathrm{IHF}-\mathrm{A} \end{aligned}$ |
|  | Common mode rejection ratio $(\mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{~F})$ | CMRR | 55 | 65 | - | dB | XP1 and XN input XP2 and XN input CMRR=20log(VIN/VOUT) $B W=I H F-A,[X=C, D, E, F]$ |
|  | Minimum input gain | $\mathrm{GInmin}^{\text {a }}$ | -17 | -15 | -13 | dB | Input gain -15dB VIN $=100 \mathrm{mVrms}$ Gin=20log(VOUT/VIN) |
|  | Maximum input gain | $\mathrm{G}_{\text {In max }}$ | 21 | 23 | 25 | dB | Input gain 23dB <br> $\mathrm{VIN}=100 \mathrm{mV}$ rms <br> Gin=20log(VOUT/VIN) |
|  | Gain set error | GIn ERR | -2 | +0 | +2 | dB | GAIN $=-15$ to +23dB |
|  | Output impedance | Rout | - | - | 50 | $\Omega$ | $\mathrm{VIN}=100 \mathrm{mV} \mathrm{ms}$ |
|  | Maximum output voltage | Vом | 2.0 | 2.2 | - | Vrms | $\begin{aligned} & \text { THD+N=1\% } \\ & \text { BW }=400-30 \mathrm{KHz} \end{aligned}$ |

(Unless specified particularly, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC} 1,2=8.5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$, Vin $=0.9 \mathrm{Vrms}, \mathrm{Rg}=600 \Omega$, RL=10k $\Omega$,
A input, Input gain 0dB, Gain Adjust +6dB, LPF ON, Fader 0dB,
Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS)

|  | Item | Symbol | Limit |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\stackrel{\text { O }}{\text { - }}$ |  |  | Min | Typ | Max |  |  |
|  | output impedance | Rout | - | - | 50 | $\Omega$ | $\mathrm{VIN}=100 \mathrm{mVms}$ |
| $\stackrel{\square}{\square}$ | Maximum output voltage | $\mathrm{V}_{\text {OM }}$ | 2.0 | 2.1 | - | Vrms | $\begin{aligned} & \mathrm{THD}+\mathrm{N}=1 \% \\ & \mathrm{BW}=400-30 \mathrm{KHz} \end{aligned}$ |

(Unless specified particularly, $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{VCC} 1,2=8.5 \mathrm{~V}, \mathrm{f}=1 \mathrm{kHz}$, Vin $=0.9 \mathrm{Vrms}, \mathrm{Rg}=600 \Omega$, RL=10k $\Omega$,
A input, Input gain 0dB, Gain Adjust +6dB, LPF ON, Fader 0dB,
Input point=INF1/INF2/INR1/INR2/INC/INS, Monitor point=OUTF1/OUTF2/OUTR1/OUTR2/OUTC/OUTS)

| $\begin{aligned} & \text { y } \\ & \text { O} \\ & \text { O} \end{aligned}$ | Item | Symbol | Limit |  |  | Unit | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |  |
| $\begin{aligned} & \stackrel{( }{山 己} \\ & \stackrel{̣}{\underset{4}{4}} \end{aligned}$ | Maximum boost gain | $\mathrm{GF}_{\text {f bst }}$ | 21 | 23 | 25 | dB | $\begin{aligned} & \text { Gain }=23 \mathrm{~dB} \\ & \mathrm{~V}_{\mathrm{IN}}=100 \mathrm{mVrms} \\ & \mathrm{G}_{\mathrm{F}}=20 \log (\mathrm{VOUT} / \mathrm{VIN})-\mathrm{G}_{\text {Hout }} \\ & \text { Gain Adjust=0dB } \end{aligned}$ |
|  | Channel balance | CB | -1.5 | +0 | +1.5 | dB | $\mathrm{CB}=\mathrm{GV} 1-\mathrm{GV} 2$ |
|  | Total harmonic distortion | THD+N | - | 0.003 | 0.05 | \% | $B W=400-30 \mathrm{KHz}$ |
|  | Output noise voltage | $\mathrm{V}_{\mathrm{NO} 1}$ | - | 8 | 16 | $\mu \mathrm{Vrms}$ | $\begin{aligned} & \mathrm{Rg}=0 \Omega \\ & \mathrm{BW}=\mathrm{IHF}-\mathrm{A} \end{aligned}$ |
|  | Residual output noise voltage | $\mathrm{V}_{\text {NOR }}$ | - | 2.5 | 8.0 | $\mu \mathrm{Vrms}$ | $\begin{aligned} & \text { Fader }=-\infty \mathrm{dB} \\ & \mathrm{Rg}=0 \Omega \\ & \mathrm{BW}=\mathrm{IHF}-\mathrm{A} \end{aligned}$ |
|  | Maximum input voltage | $\mathrm{V}_{\text {IM }}$ | 2.0 | 2.1 | - | Vrms | $\begin{aligned} & \text { VIM at THD+N(VOUT })=1 \% \\ & \text { BW }=400-30 \mathrm{KHz} \\ & \text { Gain Adjust }=0 \mathrm{~dB} \end{aligned}$ |
|  | Cross-talk between channels | CTC | - | -100 | -90 | dB | $\begin{aligned} & \mathrm{Rg}=0 \Omega \\ & \mathrm{CTC}=20 \mathrm{log}\left(\mathrm{VOUT} / \mathrm{VOUT}{ }^{\prime}\right) \\ & \mathrm{BW}=1 \mathrm{HF}-\mathrm{A} \end{aligned}$ |
|  | Maximum attenuation | $\mathrm{G}_{\mathrm{Fmin}}$ | - | -100 | -90 | dB | ```Fader = -\inftydB GF=20log(VOUT/VIN) BW = IHF-A``` |
|  | Gain set error | $\mathrm{G}_{\mathrm{F} \text { ERR }}$ | -2 | +0 | +2 | dB | Gain $=+1$ to +23 dB |
|  | Attenuation set error 1 | $\mathrm{GF}_{\text {ERR1 }}$ | -2 | +0 | +2 | dB | $\mathrm{ATT}=0$ to -15 dB |
|  | Attenuation set error 2 | $\mathrm{GF}_{\text {ERR2 }}$ | -3 | +0 | +3 | dB | ATT $=-16$ to -47 dB |
|  | Attenuation set error 3 | $\mathrm{G}_{\text {E ERR3 }}$ | -4 | +0 | +4 | dB | ATT $=-48$ to -79 dB |
|  | Ripple rejection | $\mathrm{RR}_{\mathrm{vcc}}$ | - | -70 | -40 | dB | $\begin{aligned} & \hline \mathrm{f}=1 \mathrm{kHz} \\ & \mathrm{~V}_{\mathrm{RR}}=100 \mathrm{mVrms} \\ & \mathrm{RR}_{\mathrm{VCC}}=20 \log (\mathrm{VOUT} / \mathrm{VCC}) \end{aligned}$ |
|  | Fader attenuation | $\mathrm{G}_{\text {minF }}$ | - | -105 | -85 | dB | Fader $-\infty \mathrm{dB}$ <br> Gmute=20log(VOUT/VIN) $\mathrm{BW}=\mathrm{IHF}-\mathrm{A}$ |
| $\begin{aligned} & \text { O} \\ & \sum \\ & X \\ & \Sigma \end{aligned}$ | Input impedance | Rin_m | 70 | 100 | 130 | k $\Omega$ |  |
|  | Maximum input voltage | VIM_M | 2.0 | 2.2 | - | Vrms | VIM at THD+N(VOUT)=1\% $B W=400-30 \mathrm{KHz}$ <br> MIN input |
|  | Maximum attenuation | Gmxmin | - | -100 | -85 | dB | $\begin{aligned} & \text { MIX }=\text { OFF } \\ & \mathrm{G}_{\text {Mx }}=20 \log (\text { VOUT } / \mathrm{VIN}) \\ & \text { BW }=1 \mathrm{HF}-\mathrm{A} \\ & \text { MIN input } \end{aligned}$ |
|  | Mixing gain | $\mathrm{G}_{\mathrm{MX}}$ | -2 | +0 | +2 | dB | $\begin{aligned} & \text { MIX }=O \mathrm{ON} \\ & \mathrm{G}_{\mathrm{MX}}=20 \log (\mathrm{VOUT} / \mathrm{VIN})-\mathrm{G}_{\text {Hout }} \end{aligned}$ |
|  | Input impedance | RIN_M | 70 | 100 | 130 | k $\Omega$ |  |
|  | Boost gain | $\mathrm{G}_{\mathrm{F} \text { BST }}$ | 4 | 6 | 8 | dB | $\begin{aligned} & \text { Gain }=6 \mathrm{~dB} \\ & V_{\text {IN }}=100 \mathrm{mVrms} \\ & \mathrm{G}_{\mathrm{F}}=20 \log (\mathrm{VOUT} / \mathrm{VIN})-\mathrm{G}_{\text {Hout }} \end{aligned}$ |
|  | Channel balance | CB | -1.5 | +0 | +1.5 | dB | $\mathrm{CB}=\mathrm{GV} 1-\mathrm{GV} 2$ |

※Phase between input / output is same.

## Typical Performance Curve(s)



Figure 4. VCC vs Iq


Figure 6. Gain vs frequency (Gain Adjust=+6dB)


Figure 5. Gain vs frequency


Figure 7. THD+n vs VIN / Vo (Gain Adjust=+6dB)


Figure 8. CMRR


Figure 10. PSRR


Figure 9. CTC


Figure 11. LPF ON/pass
$I^{2} \mathrm{C}$-BUS CONTROL SIGNAL SPECIFICATION
(1) Electrical specifications and timing for bus lines and I/O stages


Figure 12. Definition of timing on the $\mathrm{I}^{2} \mathrm{C}$-BUS
Table 1 Characteristics of the SDA and SCL bus lines for $I^{2} \mathrm{C}$-BUS devices

| Parameter |  | Symbol | Fast-mode ${ }^{2} \mathrm{C}$-BUS |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. |  |
| 1 | SCL clock frequency |  | fSCL | 0 | 400 | kHz |
| 2 | Bus free time between a STOP and START condition | tBUF | 1.3 | - | $\mu \mathrm{s}$ |
| 3 | Hold time (repeated) START condition. After this period, the first clock pulse is generated | tHD;STA | 0.6 | - | $\mu \mathrm{s}$ |
| 4 | LOW period of the SCL clock | tLOW | 1.3 | - | $\mu \mathrm{s}$ |
| 5 | HIGH period of the SCL clock | tHIGH | 0.6 | - | $\mu \mathrm{s}$ |
| 6 | Set-up time for a repeated START condition | tSU;STA | 0.6 | - | $\mu \mathrm{s}$ |
| 7 | Data hold time | tHD;DAT | 0* | - | $\mu \mathrm{s}$ |
| 8 | Data set-up time | tSU;DAT | 100 | - | ns |
| 9 | Set-up time for STOP condition | tSU;STO | 0.6 | - | $\mu \mathrm{s}$ |

All values referred to VIH min. and VIL max. Levels (see Table 2).
Table 2 Characteristics of the SDA and SCL I/O stages for I ${ }^{2} \mathrm{C}$-BUS devices


SCL clock frequency:250kHz
Figure 13. $I^{2} \mathrm{C}$ data transmission timing
(2) $I^{2} \mathrm{C}$-BUS FORMAT

| MSB LSB |  | MSB |  | LSB | MSB | LSB |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| S | Slave Address | A | Select Address | A | Data | A | P |
| 1bit | 8bit | 1bit $\quad$ 8bit $\quad$ 1bit $\quad$ bit$=$ Start conditions (Recognition of start bit)$=$Recognition of slave address. 7 bits in upper order are voluntary.The least significant bit is " $L$ " due to writing. |  |  |  |  |  |
|  | S |  |  |  |  |  |  |
|  | Slave Address |  |  |  |  |  |  |
|  | A | = ACKNOWLEDGE bit (Recognition of acknowledgement) |  |  |  |  |  |
|  | Select Address | = Select every of volume, bass and treble. |  |  |  |  |  |
|  | Data | = Data on every volume and tone. |  |  |  |  |  |
|  | P | = Stop condition (Recognition of stop bit) |  |  |  |  |  |

## (3) $I^{2} \mathrm{C}$-BUS Interface Protocol

1)Basic form

2) Automatic increment (Select Address increases (+1) according to the number of data.)

(Example)(1) Data1 shall be set as data of address specified by Select Address.
(2) Data2 shall be set as data of address specified by Select Address +1 .
(3) DataN shall be set as data of address specified by Select Address $+\mathrm{N}-1$.
3) Configuration unavailable for transmission (In this case, only Select Address1 is set.)

(Note) If any data is transmitted as Select Address 2 next to data, It is recognized as data, not as Select Address 2.
(4) Slave address
MSB

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/W |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

(5) Select Address \& Data

| Items | Select Address (hex) | MSB | Data |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Initial setup 1 | 01 | Advanced switch ON/OFF | 0 | Advanced switch time of Input Gain/Fader |  | 0 | 0 | 0 | 0 |
| Initial setup 2 | 02 | 0 | 0 | Sub selector |  | 0 | 0 | Rear selector | Front selector |
| Input Selector | 05 | 0 | 0 | 0 | 0 | Input selector |  |  |  |
| Input gain | 06 | 0 | 0 | Input Gain |  |  |  |  |  |
| Fader 1ch Front | 28 | Fader Gain / Attenuation |  |  |  |  |  |  |  |
| Fader 2ch Front | 29 | Fader Gain / Attenuation |  |  |  |  |  |  |  |
| Fader 1ch Rear | 2 A | Fader Gain / Attenuation |  |  |  |  |  |  |  |
| Fader 2ch Rear | 2B | Fader Gain / Attenuation |  |  |  |  |  |  |  |
| Fader Center | 2 C | Fader Gain / Attenuation |  |  |  |  |  |  |  |
| Fader Subwoofer | 2D | Fader Gain / Attenuation |  |  |  |  |  |  |  |
| LPF setup Mixing | 30 | $\begin{gathered} \text { Front } \\ \text { mixing } \\ \text { ON/OFF } \end{gathered}$ | LPF fc | 0 | 0 | 0 | 0 | Sub Gain adjust | Main Gain adjust |
| System Reset | FE | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

Advanced switch

Notes on data format

1. In function changing of the hatching part, it works advanced switch.
2. Upon continuous data transfer, the Select Address is circulated by the automatic increment function, as shown below.

3. For the function of input selector, it is not corresponded for advanced switch. Therefore, please apply mute on the side of a set when changes these setting.
4.Such as when switching to the IC input selector set to be $-\infty$, sending data without careful consideration of advanced switch time.

Select address 01 (hex)

| Mode | MSB | - | Advanced switch time of Input gain/Fader |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 4.7 msec | Advanced Switch ON/OFF | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 7.1 msec |  |  | 0 | 1 |  |  |  |  |
| 11.2 msec |  |  | 1 | 0 |  |  |  |  |
| 14.4 msec |  |  | 1 | 1 |  |  |  |  |


| Mode | MSB |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 $\quad$ D3 | D4 | D3 | D2 | D1 | D0 |
| OFF | 0 | 0 | Advanced switch <br> time of Input <br> gain/Fader | 0 | 0 | 0 | 0 |  |
| ON | 1 |  |  |  |  |  |  |  |

Select address 02 (hex)

| Mode | MSB |  |  |  |  |  |  |  | Front Selector |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| FRONT | 0 | 0 | Sub Selector |  | 0 | 0 | Rear <br> Selector | 0 |  |
| INSIDE THROUGH | 0 |  |  |  |  |  |  |  |  |



| Mode*1 | MSB |  |  | Sub Selector |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Cch(Sub)/Sch(Sub) | 0 | 0 | 0 | 0 | 0 | 0 | Rear Selector | Front Selector |
| Cch(R1)/Sch(R2) |  |  | 0 | 1 |  |  |  |  |
| Cch(INC)/Sch(INS) |  |  | 1 | 0 |  |  |  |  |
| Prohibition |  |  | 1 | 1 |  |  |  |  |

Select address 05(hex)

| Mode | MSB |  |  | Input Selector |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| B |  |  |  |  | 0 | 0 | 0 | 1 |
| C single |  |  |  |  | 0 | 0 | 1 | 0 |
| D single |  |  |  |  | 0 | 0 | 1 | 1 |
| E single |  |  |  |  | 0 | 1 | 0 | 0 |
| F single |  |  |  |  | 0 | 1 | 0 | 1 |
| C diff |  |  |  |  | 0 | 1 | 1 | 0 |
| D diff |  |  |  |  | 0 | 1 | 1 | 1 |
| E diff |  |  |  |  | 1 | 0 | 0 | 0 |
| F full-diff |  |  |  |  | 1 | 0 | 0 | 1 |
| Prohibition |  |  |  |  | 1 | 0 | 1 | 0 |
|  |  |  |  |  | : | : | : | : |
|  |  |  |  |  | 1 | 1 | 1 | 1 |

List of active input terminal when set input selector

| Mode | Lch positive input terminal | Lch negative input terminal | Rch positive input terminal | Rch negative input terminal |
| :---: | :---: | :---: | :---: | :---: |
| A | $1 \mathrm{pin}(\mathrm{A} 1$ ) | - | $2 \mathrm{pin}(\mathrm{A} 2)$ | - |
| B | $3 \mathrm{pin}(\mathrm{B} 1)$ | - | 4pin(B2) | - |
| C single | 5 pin(CP1) | - | 7pin(CP2) | - |
| D single | 8pin(DP1) | - | 10pin(DP2) | - |
| E single | 11pin(EP1) | - | 13pin(EP2) | - |
| F single | 14pin(FP1) | - | 17pin(FP2) | - |
| C diff | 5 pin(CP1) | $6 \mathrm{pin}(\mathrm{CN})$ | 7pin(CP2) | $6 \mathrm{pin}(\mathrm{CN})$ |
| D diff | 8pin(DP1) | 9pin(DN) | 10pin(DP2) | 9pin(DN) |
| E diff | 11pin(EP1) | 12pin(EN) | 13pin(EP2) | 12pin(EN) |
| F full-diff | 14pin(FP1) | 15pin(FN1) | 17pin(FP2) | 16pin(FN2) |

Select address 06 (hex)

| Mode | MSB | Input Gain |  |  |  |  |  | $\begin{gathered} \hline \text { LSB } \\ \text { D0 } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| Prohibition | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  |  |  | : | : | : | : | : | : |
|  |  |  | 0 | 0 | 1 | 0 | 0 | 0 |
| +23dB |  |  | 0 | 0 | 1 | 0 | 0 | 1 |
| +22dB |  |  | 0 | 0 | 1 | 0 | 1 | 0 |
| +21dB |  |  | 0 | 0 | 1 | 0 | 1 | 1 |
| +20dB |  |  | 0 | 0 | 1 | 1 | 0 | 0 |
| +19dB |  |  | 0 | 0 | 1 | 1 | 0 | 1 |
| +18dB |  |  | 0 | 0 | 1 | 1 | 1 | 0 |
| +17dB |  |  | 0 | 0 | 1 | 1 | 1 | 1 |
| +16dB |  |  | 0 | 1 | 0 | 0 | 0 | 0 |
| +15dB |  |  | 0 | 1 | 0 | 0 | 0 | 1 |
| +14dB |  |  | 0 | 1 | 0 | 0 | 1 | 0 |
| +13dB |  |  | 0 | 1 | 0 | 0 | 1 | 1 |
| +12dB |  |  | 0 | 1 | 0 | 1 | 0 | 0 |
| +11dB |  |  | 0 | 1 | 0 | 1 | 0 | 1 |
| +10dB |  |  | 0 | 1 | 0 | 1 | 1 | 0 |
| +9dB |  |  | 0 | 1 | 0 | 1 | 1 | 1 |
| +8dB |  |  | 0 | 1 | 1 | 0 | 0 | 0 |
| +7dB |  |  | 0 | 1 | 1 | 0 | 0 | 1 |
| +6dB |  |  | 0 | 1 | 1 | 0 | 1 | 0 |
| +5dB |  |  | 0 | 1 | 1 | 0 | 1 | 1 |
| +4dB |  |  | 0 | 1 | 1 | 1 | 0 | 0 |
| +3dB |  |  | 0 | 1 | 1 | 1 | 0 | 1 |
| +2dB |  |  | 0 | 1 | 1 | 1 | 1 | 0 |
| +1dB |  |  | 0 | 1 | 1 | 1 | 1 | 1 |
| OdB |  |  | 1 | 0 | 0 | 0 | 0 | 0 |
| -1dB |  |  | 1 | 0 | 0 | 0 | 0 | 1 |
| -2dB |  |  | 1 | 0 | 0 | 0 | 1 | 0 |
| -3dB |  |  | 1 | 0 | 0 | 0 | 1 | 1 |
| -4dB |  |  | 1 | 0 | 0 | 1 | 0 | 0 |
| -5dB |  |  | 1 | 0 | 0 | 1 | 0 | 1 |
| -6dB |  |  | 1 | 0 | 0 | 1 | 1 | 0 |
| -7dB |  |  | 1 | 0 | 0 | 1 | 1 | 1 |
| -8dB |  |  | 1 | 0 | 1 | 0 | 0 | 0 |
| -9dB |  |  | 1 | 0 | 1 | 0 | 0 | 1 |
| -10dB |  |  | 1 | 0 | 1 | 0 | 1 | 0 |
| -11dB |  |  | 1 | 0 | 1 | 0 | 1 | 1 |
| -12dB |  |  | 1 | 0 | 1 | 1 | 0 | 0 |
| -13dB |  |  | 1 | 0 | 1 | 1 | 0 | 1 |
| -14dB |  |  | 1 | 0 | 1 | 1 | 1 | 0 |
| -15dB |  |  | 1 | 0 | 1 | 1 | 1 | 1 |
| Prohibition |  |  | 1 | 1 | 0 | 0 | 0 | 0 |
|  |  |  | : | : | : | : | : | : |
|  |  |  | 1 | 1 | 1 | 1 | 1 | 1 |

Select address 28, 29, 2A, 2B, 2C, 2D (hex)

| Gain \& ATT | MSB |  | Fader Gain / Attenuation |  |  |  |  | $\begin{gathered} \text { LSB } \\ \text { D0 } \\ \hline \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 |  |
| Prohibition | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
|  | : | : | : | : | : | : | : | : |
|  | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 |
| +23dB | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| +22dB | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |
| +21dB | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| - | - | - | - | - | - | - | - | - |
| . | . | . | - | . | . | . | . | . |
| +10dB | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| $+9 \mathrm{~dB}$ | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| +8dB | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| +7dB | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| +6dB | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| +5dB | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| +4dB | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 |
| +3dB | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| +2dB | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| +1dB | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| OdB | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| -1dB | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| -2dB | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| -3dB | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| $\cdots \cdot$ | $\cdots \cdot$ | $\cdots \cdot$ | $\cdots$ | - $\cdot$ | $\cdots$ | : | $\cdots$ | $\cdots:$ |
| -78dB | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| -79dB | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| Prohibition | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
|  | : | : | : | : | : | : | : | : |
|  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| $-\infty \mathrm{dB}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Select address 30(hex)

| Mode | MSB |  |  |  |  |  |  |  | Main Gain Adjust |  |  |  |  |  | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | Sub Gain | 0 |  |  |  |  |  |  |  |  |
| 0dB | Front <br> Mixing | LPF fc | 0 | 0 | 0 | 0 | Adjust | 1 |  |  |  |  |  |  |  |  |


| Mode | MSB |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| 0dB | Front <br> Mixing | LPF fc | 0 | 0 | 0 | 0 | 0 | Main <br> Gain <br> Adjust |  |


| Mode | MSB |  |  | LPF fc |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| 70kHz | Front Mixing | 0 | 0 | 0 | 0 | 0 | Sub Gain Adjust | Main |
| PASS |  | 1 |  |  |  |  |  | Adjust |


| Mode | MSB |  |  |  |  |  |  |  | Front Mixing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |  |
| OFF | 0 | LPF fc | 0 | 0 | 0 | 0 | Sub Gain <br> Adjust | Main <br> Gain <br> Adjust |  |
| ON | 1 |  |  |  |  |  |  |  |  |

## (6) About power on reset

At on of supply voltage circuit made initialization inside IC is built-in. Please send data to all address as initial data at supply voltage on. And please supply mute at set side until this initial data is sent.

| Item | Symbol | Limit |  |  | Unit | Condition |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Typ | Max |  |  |  |
| Rise time of VCC1,2 | Trise | 33 | - | - | usen |  |
| VCC1,2 voltage of <br> release power on <br> reset | Vpor | - | 4.1 | - | V |  |

## (7) About start-up and power off sequence on IC



Figure 14. Power off and start-up sequence in each mode
$I^{2}$ C LA01 is to send data to address LA01 immediately after start-up, set the active state of the IC. Therefore, this command must always send in start-up sequence. In addition, External MUTE means recommended period that the muting outside IC.

About output terminal(27,28,35 to 40pin) vs. VCC
Bias voltage of output terminal (27,28,35 to 40pin) keep fixed voltage in operational range of VCC.


Figure 15. OUT(27,28,35~40pin)_DC-Bias $=4.15 \mathrm{~V}$ fixed.

Fader volume attenuation of the details

| (dB) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | (dB) | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| +23 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | -29 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| +22 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | -30 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 |
| +21 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | -31 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| +20 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | -32 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| +19 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | -33 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| +18 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | -34 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| +17 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | -35 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| +16 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | -36 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| +15 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | -37 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| +14 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | -38 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| +13 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | -39 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| +12 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | -40 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| +11 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | -41 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| +10 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | -42 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |
| +9 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | -43 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| +8 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | -44 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| +7 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | -45 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| +6 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | -46 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 |
| +5 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | -47 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| +4 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | -48 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| +3 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | -49 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| +2 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | -50 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| +1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -51 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | -52 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| -1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | -53 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 |
| -2 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | -54 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| -3 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | -55 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| -4 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | -56 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 |
| -5 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | -57 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| -6 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | -58 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 |
| -7 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | -59 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| -8 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | -60 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| -9 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | -61 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| -10 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | -62 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| -11 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | -63 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| -12 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | -64 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| -13 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | -65 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| -14 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | -66 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| -15 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | -67 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| -16 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | -68 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| -17 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | -69 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| -18 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | -70 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| -19 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | -71 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| -20 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | -72 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| -21 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | -73 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 |
| -22 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | -74 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| -23 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | -75 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| -24 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | -76 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| -25 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | -77 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| -26 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | -78 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 |
| -27 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | -79 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| -28 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | - | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## About Advanced switching circuit

【1】 About Advanced switch

## 1-1. Effect of Advanced switch

It is the ROHM original technology for prevention of switching noise. When gain switching such as volume is done momentarily, a music signal isn't continuous, and unpleasant shock noise is made. Advanced switch can reduce shock noise with the technology which signal wave shape is complemented so that a music signal may not continue drastically.


Advanced switch starts switching after the control data from a microcomputer are received. It takes one fixed time, and wave shape transits as the above figure. The data transmitted by a microcomputer are processed inside, and the most suitable movement is done inside the IC so that switching shock noise may not be made.

But, it presumes by the transmitting timing when it doesn't become intended switching wave shape because it is the function which needs time. The example in which there are relation with the switching time of the data transmitting timing and the reality are shown in the following. It asks for design when it is confirmed well.

1-2. About a kind of transmission method

- A data setup except for the item for advanced switch (p10 select address and the data format, the thing which isn't indicated by gray) There is no regulation in transmission specially.
- The data setup of the item for advanced switch
(p10 select address and the data format,, the thing which is indicated by gray)
Though there is no regulation in data transmission, the switching order when data are transmitted to several blocks follows the next 2 .

【2】 About transmission DATA of advanced switching item
2-1. About switching time of advanced switch
Advanced switching time are equivalent to the switching time and invalid time(effect-less time) inside the IC, and switching time and invalid time is equal to $11.2 \mathrm{msec} \times(1 \pm 0.4$ (dispersion margin))
Therefore, actual Advanced switching time ( $\mathrm{T}_{\text {soft }}$ ) is defined as follows.


Advanced switching time $T_{\text {soft }}$ is, $T_{\text {soft }}=$ switching time and invalid time(= switching time $\times 2$ ).
2-2. About the data transmitting timing in same block state and the switching movement

- Transmitting example 1

A time chart to the start of switching from the data transmission is as following.
At first, the example are shown as below when the interval time is sufficient in which transmission of the same blocks.
(Sufficient interval means time which is more than $\mathrm{T}_{\text {soft }}$ maximum value, $11.2 \mathrm{msec} \times 1.4$ (dispersion margin) $\times 2=$ 31.4 msec


- Transmitting example 2

Next, when a transmitting interval isn't sufficient (when it is shorter than the above interval), the example is shown. In case data are transmitted during the first switching movement, the next switching movement is started in succession after the first switching movement is finished.


- Transmitting example 3

Next, the example of the switching movement when a transmitting interval was shortened more is shown. Inside the IC, It has the buffer which memorizes data, and a buffer always does transmitting data.
But, data of +4 dB which transmitted to the second become invalid with this example because the buffer holds only the latest data.


- Transmitting example 4

At first, transmitting data are stored in the maintenance data, and next it is written in the setup data in which gain is set up to. But, in case there is no difference between the transmitting data and the setup data as a refresh data, Advanced switch movement isn't started.


2-3. About the data transmitting timing and the switching movement in several block state
When data are transmitted to several blocks, treatment in the BS (block state) unit is carried out inside the IC. The order of advanced switch movement start is decided in advance dependent on BS.


The order of advanced switch start
※t is possible that blocks in the same BS start switching at the same timing.

- Transmitting example 5

About the transmission to several blocks also, as explained in the previous section, though there is no restriction of the $I^{2} \mathrm{C}$-BUS data transmitting timing, the start timing of switching follows the figure of previous page, The order of advanced switch start.

Therefore, it isn't based on the data transmitting order, and an actual switching order becomes as the figure of previous page, The order of advanced switch start.(Transmitting example 6).

Each block data is being transmitted separately in the transmitting example 5, but it becomes the same result even if data are transmitted by automatic increment.


- Transmitting example 6

When an actual switching order is different from the transmitting order or data except for the same BS are transmitted at the timing when advanced switch movement isn't finished, switching of the next BS is done after the present switching completion.


- Transmitting example 7

In this example, data of BS1 and BS2 are transmitted during Advances switching of BS1(same BS1 group).


【3】 Advanced switch transmitting timing list
3-1. InputGain/Fader(F1,F2,R1,R2, S,C)/ Mixing

|  | Advanced switch stand by |
| :---: | :---: |
| Transmission timing | optional |
| Start timing | Starts <br> right after the data <br> transmission |
| Advanced switching <br> time | $\mathrm{T}_{\text {soff }}{ }^{* 1}$ |


| Advanced switch active |
| :---: |
| optional |
| Starts right after present <br> switching was finished. |
| $\mathrm{T}_{\text {soft }}$ |

※1 Advanced switching time $\mathrm{T}_{\text {soff }}$ equalls to 2 times of swithcing time.

## Application Circuit Diagram



Figure 16. Application Circuit Diagram
$\left(\begin{array}{l}\text { UNIT } \\ \text { RESISTANCE: } \Omega \\ \text { CAPACITANCE: } F\end{array}\right)$

## Notes on wiring

(1)Please connect the decoupling capacitor of a power supply in the shortest distance as much as possible to GND. (2)Lines of GND shall be one-point connected
(3)Wiring pattern of Digital shall be away from that of analog unit and cross-talk shall not be acceptable.
(4)Lines of SCL and SDA of $I^{2} C$-BUS shall not be parallel if possible. The lines shall be shielded, if they are adjacent to each other.
(5)Lines of analog input shall not be parallel if possible. The lines shall be shielded, if they are adjacent to each other. (6)About TEST1,2 terminal(19,20pin), please use with OPEN.

## Thermal Derating Curve

About the thermal design by the IC
Characteristics of an IC have a great deal to do with the temperature at which it is used, and exceeding absolute maximum ratings may degrade and destroy elements. Careful consideration must be given to the heat of the IC from the two standpoints of immediate damage and long-term reliability of operation.


Figure 17. Temperature Derating Curve
Note) Values are actual measurements and are not guaranteed.
Note) Power dissipation values vary according to the board on which the IC is mounted.

Terminal Equivalent Circuit and Description

| Terminal No | Terminal <br> Name | Terminal Voltage | Equivalent Circuit | Terminal Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} 1 \\ 2 \\ 29 \\ 30 \\ 31 \\ 32 \\ 33 \\ 34 \\ 18 \end{gathered}$ | A1 <br> A2 <br> INC <br> INS <br> INR1 <br> INR2 <br> INF1 <br> INF2 <br> MIN | 4.15 V |  | A terminal for signal input. <br> The input impedance is $100 \mathrm{k} \Omega$ (typ). |
| $\begin{gathered} 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 10 \\ 11 \\ 12 \\ 13 \\ 14 \\ 15 \\ 16 \\ 17 \end{gathered}$ | B1 <br> B2 <br> CP1 <br> CN <br> CP2 <br> DP1 <br> DN <br> DP2 <br> EP1 <br> EN <br> EP2 <br> FP1 <br> FN1 <br> FN2 <br> FP2 | 4.15 V |  | Input terminal available to <br> Single/Differential mode. <br> The input impedance is $250 \mathrm{k} \Omega$ (typ). |
| $\begin{aligned} & 27 \\ & 28 \end{aligned}$ | $\begin{aligned} & \text { IG2 } \\ & \text { IG1 } \end{aligned}$ | 4.15 V |  | Input gain output terminal |
| $\begin{aligned} & 35 \\ & 36 \\ & 37 \\ & 38 \\ & 39 \\ & 40 \end{aligned}$ | OUTF2 <br> OUTF1 <br> OUTR2 <br> OUTR1 <br> OUTS <br> OUTC | 4.15V |  | Fader output terminal |

The figures in the pin explanation and input/output equivalent circuit is reference value, it doesn't guarantee the value.

| Terminal No | Terminal <br> Name | Terminal Voltage | Equivalent Circuit | Terminal Description |
| :---: | :---: | :---: | :---: | :---: |
| 21,26 | $\begin{gathered} \text { VCC } \\ (\text { VCC1,2) } \end{gathered}$ | 8.5 V |  | Power supply terminal. |
| 22 | SCL | - |  | A terminal for clock input of $I^{2} \mathrm{C}$-BUS communication. |
| 23 | SDA | - |  | A terminal for data input of $I^{2} C$-BUS communication. |
| 24 | GND | 0 |  | Ground terminal. |
| 25 | VREF | 4.15 V |  | BIAS terminal. <br> Voltage for reference bias of analog signal system. The simple precharge circuit and simple discharge circuit for an external capacitor are built in. |

The figures in the pin explanation and input/output equivalent circuit is reference value, it doesn't guarantee the value.

Note on use

## 1. Absolute maximum rating voltage

When voltage is impressed to VCC exceeding absolute-maximum-rating voltage, circuit current increase rapidly, and it may result in property degradation and destruction of a device.
When impressed by a VCC terminal (21,26pin) especially by serge examination etc., even if it includes an of operation voltage +serge pulse component, be careful not to impress voltage (about 14 V ) greatly more than absolute-maximum-rating voltage.
2. About a signal input part

About constant set up of input coupling capacitor

In the signal input terminal, the constant setting of input coupling capacitor $C(F)$ be sufficient input impedance $\mathrm{R}_{\mathrm{IN}}(\Omega)$ inside IC and please decide. The first HPF characteristic of RC is composed.


Figure 18. Input Equivalent Circuit


$$
A(f)=\sqrt{\frac{(2 \pi f C R \mathrm{IN})^{2}}{1+(2 \pi \mathrm{fCR} \mathrm{IN})^{2}}}
$$

3. About output load characteristics

The usages of load for output are below (reference). Please use the load more than $10 \mathrm{k} \Omega$ (TYP).
Output terminal

| Terminal <br> No. | Terminal <br> Name | Terminal <br> No. | Terminal <br> Name | Terminal <br> No. | Terminal <br> Name | Terminal <br> No. | Terminal <br> Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 28 | IG1 | 36 | OUTF1 | 38 | OUTR1 | 40 | OUTC |
| 27 | IG2 | 35 | OUTF2 | 37 | OUTR2 | 39 | OUTS |




Figure 19. Output load characteristic at $\mathrm{VCC} 1,2=8.5 \mathrm{~V}$ (Reference)
4.About TEST1,2 terminal(19,20pin)

About TEST1,2 terminal(19,20pin), please use with OPEN.
5. About signal input terminals

Because the inner impedance of the terminal becomes $100 \mathrm{k} \Omega$ or $250 \mathrm{k} \Omega$ when the signal input terminal makes a terminal open, the plunge noise from outside sometimes becomes a problem.
When there is a signal input terminal not to use, design so as not to ground.
6. About changing gain of Input Gain and Fader Volume

In case of the boost of the input gain and fader volume when changing to the high gain which exceeds 20 dB especially, the switching shock noise sometimes becomes big.
In this case, we recommend changing every 1 dB step without changing a gain at once.
Also, the shock noise sometimes can reduce by making advanced switch time long, too.

## Ordering Name Selection



## Physical Dimension Tape and Reel Information

SSOP-B40


## Marking Diagram



Revision History

| Date | Revision |  | Changes |
| :---: | :---: | :--- | :---: |
| 13.MAR.2014 | 001 | New Release |  |

## Notice

## Precaution on using ROHM Products

1. If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment ${ }^{(N o t e} 1$ ), aircraft/spacecraft, nuclear power controllers, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.
(Note1) Medical Equipment Classification of the Specific Applications

| JAPAN | USA | EU | CHINA |
| :---: | :---: | :---: | :---: |
| CLASS III | CLASSIII | CLASS II b | CLASSIII |
|  |  | CLASSIII |  |

2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
[a] Installation of protection circuits or other protective devices to improve system safety
[b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
3. Our Products are not designed under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
[a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
[b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
[c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including $\mathrm{Cl}_{2}$, $\mathrm{H}_{2} \mathrm{~S}, \mathrm{NH}_{3}, \mathrm{SO} 2$, and $\mathrm{NO}_{2}$
[d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
[e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
[ $f$ ] Sealing or coating our Products with resin or other coating materials
[g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
[h] Use of the Products in places subject to dew condensation
4. The Products are not subject to radiation-proof design.
5. Please verify and confirm characteristics of the final or mounted products in using the Products.
6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
7. De-rate Power Dissipation (Pd) depending on Ambient temperature (Ta). When used in sealed area, confirm the actual ambient temperature.
8. Confirm that operation temperature is within the specified range described in the product specification.
9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

## Precaution for Mounting / Circuit board design

1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
2. In principle, the reflow soldering method must be used; if flow soldering method is preferred, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

## Precautions Regarding Application Examples and External Circuits

1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
2. You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

## Precaution for Electrostatic

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## Precaution for Storage / Transportation

1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
[a] the Products are exposed to sea winds or corrosive gases, including $\mathrm{Cl} 2, \mathrm{H} 2 \mathrm{~S}, \mathrm{NH} 3, \mathrm{SO} 2$, and NO 2
[b] the temperature or humidity exceeds those recommended by ROHM
[c] the Products are exposed to direct sunshine or condensation
[d] the Products are exposed to high Electrostatic
2. Even under ROHM recommended storage condition, solderability of products out of recommended storage time period may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is exceeding the recommended storage time period.
3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## Precaution for Product Label

QR code printed on ROHM Products label is for ROHM's internal use only.

## Precaution for Disposition

When disposing Products please dispose them properly using an authorized industry waste company.

## Precaution for Foreign Exchange and Foreign Trade act

Since our Products might fall under controlled goods prescribed by the applicable foreign exchange and foreign trade act, please consult with ROHM representative in case of export.

## Precaution Regarding Intellectual Property Rights

1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data. ROHM shall not be in any way responsible or liable for infringement of any intellectual property rights or other damages arising from use of such information or data.:
2. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the information contained in this document.

## Other Precaution

1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
3. In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
4. The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

## General Precaution

1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in an y way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
2. All information contained in this docume nt is current as of the issuing date and subj ect to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the la test information with a ROHM sale s representative.
3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.
