



## Microprocessor Supervisor Functions

---

Designers of microprocessor systems have to achieve high reliability, in the face of a large number of threats to stability or even correct functioning (such as, voltage drops, glitches, long ramp-up times, programs stuck in endless loops, etc.).

Supervisor circuits, from STMicroelectronics, provide highly effective solutions for minimizing the risks of system failure, and for ensuring the safe running of the system, at a low cost. The members of the ST Supervisor family offer various combinations of functions.

This Application Note describes the main Supervisor functions and features, to help the user to understand their principles and the advantages of using them, through the description of waveforms, recommended values, and hardware hookup diagrams.

### Overview of ST Supervisors

- Microprocessor Supervisors  
STM705, STM706, STM706T/S/R, STM707, STM708, STM708T/S/R, STM813L, STM706P,  
STM6321L/M, STM6321T/S/R, STM6821L/M, STM6821T/S/R, STM6823L/M, STM6823T/S/R,  
STM6824L/M, STM6824T/S/R, STM6825L/M, STM6825T/S/R
- Microprocessor Supervisors with Switchover  
M40SZ100W, M40Z111, M40Z300W, STM690A, STM692A, STM690T/S/R, STM802L/M, STM802T/  
S/R, STM703, STM704, STM704T/S/R, STM806T/S/R, STM805L, STM805T/S/R, STM804T/S/R,  
STM817L/M, STM818L/M, STM819L/M, STM795T/S/R
- TIMEKEEPER™ Supervisors  
M41ST95W, M41ST87W, M41ST87Y, M41ST85W, M41ST85Y, M41T315V, M48T201V, M48T201Y,  
M48T212V

This Application Note is dedicated to the Microprocessor Supervisor and Microprocessor Supervisor with Switchover families.

**TABLE OF CONTENTS**

**Overview of ST Supervisors** ..... 1  
 Table 1. Supervisor Options ..... 4

**POWER-ON RESET AND LOW VOLTAGE DETECT** ..... 5

**Block Diagram Showing the Supervisor Reset Feature** ..... 5  
 Figure 1. Supervisor Reset Features ..... 5

**Reset Waveforms for the Microprocessor Supervisor Devices** ..... 6  
 Figure 2. Power-On Reset and Low Voltage Detect Waveforms ..... 6  
 Table 2. Reset Timings for the STM703/704 Supervisor ..... 6  
 Table 3. Reset Thresholds ( $V_{RST}$ ) ..... 6

**Hardware Hookup for the STM703/704 Supervisor** ..... 7  
 Figure 3. Hardware Hookup for the STM703/704 Supervisor ..... 7

**POWER-FAIL COMPARATOR** ..... 8

**Block Diagram of a Power-Fail Comparator** ..... 8  
 Figure 4. Block Diagram of a Power-Fail Comparator ..... 8

**Hardware Hookup for the STM692A Supervisor** ..... 8  
 Example calculation ..... 8  
 Table 4. Recommended Resistances for some  $V_{TRIP}$  Voltages ..... 9  
 Figure 5. Hardware Hookup for the STM692A Supervisor ..... 9

**Example of Power-Fail Waveforms** ..... 10  
 Figure 6. Voltage Drop ..... 10  
 Table 5. Power-Fail Values for all Microprocessor Supervisors (except for the devices mentioned in [Table 6.](#)) ..... 10  
 Table 6. Power-Fail Values for 3V Microprocessor Supervisors with Battery Switchover (STM690/704/802/804/805/806) ..... 10

**WATCHDOG TIMER** ..... 11

    Figure 7. Logic Diagram of a Watchdog Timer ..... 11  
 Figure 8. Watchdog Timer Input and Output Waveforms ..... 11  
 Table 7. Watchdog Timer Time-out Value for the STM705 Supervisor ..... 11

**Hardware Hookup for the STM705 Supervisor** ..... 12  
 Figure 9. Hardware Hookup for the STM705 Supervisor ..... 12

**BATTERY SWITCHOVER** ..... 13

    Figure 10. Block Diagram of a Battery switchover Device ..... 13

**Switchover Waveforms for the STM806R Supervisor** ..... 14  
 Figure 11. Battery Switchover Waveforms for the STM806R Supervisor ..... 14  
 Figure 12. Switchover Waveforms with Hysteresis Details ..... 15  
 Table 8. Switchover Values for the STM806R Supervisor ..... 15

**Hardware Hookup for the STM806R Supervisor** ..... 16  
 Figure 13. Hardware Hookup for the STM806R Supervisor ..... 16

**Hardware Hookup for the STM795 Supervisor** ..... 16  
 Figure 14. Hardware Hookup for the STM795 Supervisor ..... 16

---

<b>CHIP ENABLE GATING</b> .....	<b>17</b>
Figure 15. Chip Enable Gating Block Diagram .....	17
<b>Typical Waveforms for the STM818 Supervisor</b> .....	<b>18</b>
Figure 16. Typical Waveforms for the STM818 Supervisor .....	18
Table 9. Typical values for the STM818 Supervisor .....	18
<b>Hardware Hookup for the STM818 Supervisor</b> .....	<b>19</b>
Figure 17. Hardware Hookup for the STM818 Supervisor .....	19
<b>BATTERY FRESHNESS SEAL</b> .....	<b>20</b>
Figure 18. Typical Waveforms for the STM817/818/819 Supervisors .....	20
<b>CONCLUSION</b> .....	<b>20</b>
<b>REFERENCES</b> .....	<b>21</b>
<b>REVISION HISTORY</b> .....	<b>21</b>
Table 10. Document Revision History .....	21

## AN1957 - APPLICATION NOTE

**Table 1. Supervisor Options**

	3V or 5V Supervisor	Battery Switch over	Watchdog Input	Watchdog output	Active Low RST <sup>(1)</sup>	Active High RST <sup>(1)</sup>	Manual Reset Input	Power-fail Comparator	Chip-Enable Gating	Battery Freshness Seal
STM690T/S/R	3V	✓	✓		✓			✓		
STM690A <sup>(3)</sup>	5V	✓	✓		✓			✓		
STM692A <sup>(3)</sup>	5V	✓	✓		✓			✓		
STM703 <sup>(4)</sup>	5V	✓			✓		✓	✓		
STM704 <sup>(4)</sup>	5V	✓			✓		✓	✓		
STM704T/S/R	3V	✓			✓		✓	✓		
STM705 <sup>(5)</sup>	5V		✓	✓	✓		✓	✓		
STM706 <sup>(5)</sup>	5V		✓	✓	✓		✓	✓		
STM706T/S/R	3V		✓	✓	✓		✓	✓		
STM706P <sup>(6)</sup>	3V		✓	✓		✓	✓	✓		
STM707	5V				✓	✓	✓	✓		
STM708	5V				✓	✓	✓	✓		
STM708T/S/R	3V				✓	✓	✓	✓		
STM795T/S/R	3V	✓			✓ <sup>(2)</sup>				✓	
STM802L/M	5V	✓	✓		✓			✓		
STM802T/S/R	3V	✓	✓		✓			✓		
STM804T/S/R <sup>(7)</sup>	3V	✓	✓			✓ <sup>(2)</sup>		✓		
STM805T/S/T <sup>(7)</sup>	3V	✓	✓			✓ <sup>(2)</sup>		✓		
STM805L	5V	✓	✓			✓		✓		
STM806T/S/R	3V	✓			✓		✓	✓		
STM813L	5V		✓	✓		✓	✓	✓		
STM817L/M	5V	✓	✓		✓			✓		✓
STM818L/M	5V	✓	✓		✓				✓	✓
STM819L/M	5V	✓			✓		✓	✓		✓

Note: 1. Push-Pull Output (unless otherwise specified).

2. Open drain output.

3. STM690A has a typical Reset Threshold of 4.65V and STM692A has a typical Reset Threshold of 4.40V.

4. STM703 has a typical Reset Threshold of 4.65V and STM704 has a typical Reset Threshold of 4.40V.

5. STM705 has a typical Reset Threshold of 4.63V and STM706 has a typical Reset Threshold of 4.38V.

6. The STM706P is identical to the STM706R, except for its Reset output which is active High.

7. STM804T/S/R and STM805T/S/R have different minimum and maximum Reset Thresholds with V<sub>CC</sub> falling and V<sub>CC</sub> rising (see datasheet).

## POWER-ON RESET AND LOW VOLTAGE DETECT

After system start-up, a certain period of time is required for the power supply voltage to stabilize. For this reason, ST Supervisor devices generate a Reset pulse after power-up (the minimum pulse width is  $t_{rec} = 140\text{ms}$ , see [Table 2](#)). Over the  $t_{rec}$  period, during which reset is asserted, the clock is stabilized and the registers are set to their default values. This function is called Power-On Reset (POR).

Some designers attempt to use RC circuits, instead of a Reset implementation, because it is cheaper. But it is also unsafe and unreliable. RC circuits are not suitable for use as professional devices in industrial environments (see [REFERENCES](#) section, AN1772).

Another major function is Low Voltage Detect (LVD), which detects power supply brownouts and glitches. Whenever  $V_{CC}$  falls below the Reset threshold ( $V_{RST}$ ), the Reset output is asserted and remains so  $t_{rec}$  after  $V_{CC}$  increases above the  $V_{rst}$  threshold. In the case of an RC circuit, no minimum Reset pulse width is guaranteed. Also, if the triggering event is a narrow glitch, an RC circuit will only generate a poor Reset, which may lead to malfunctioning of the microprocessor (failing to load registers correctly, executing invalid instructions, processing incorrect data, etc.).


Some Supervisor devices include a Manual Reset input ( $\overline{MR}$ ) that can be used by the user, or the external device, to generate a Reset. Typically, a low-cost push-button switch is connected to the Manual Reset input, which allows the user to restart the processor without turning off the power. No additional components are needed because Supervisor devices already include a debounce circuit that filters the noise of contact closure. This function can be used to debug, to perform the final test of a processor, or to restart a processor that is locked. The Reset button is also useful in systems where the processor is never turned off, even when the system is in Off mode. Some processors include an internal Reset that operates correctly under stable power supply conditions, but usually has difficulties in handling voltage drops and transients as well as looser tolerances for  $V_{rst}$ . The use of an external Reset is therefore recommended.

### Block Diagram Showing the Supervisor Reset Feature

[Figure 1](#) illustrates the Power-On Reset, Low Voltage Detect and Manual Reset features. The Reset is asserted if one of the following events occurs:

- system start-up;
- Brownout, voltage drop, significant transient or glitch, negative voltage spike etc. on the power supply line;
- Manual Reset.

**Figure 1. Supervisor Reset Features**



Note:  $V_{CC}$  is the supply voltage,  $\overline{MR}$  is the Manual Reset input.  $\overline{RST}$  and  $RST$  are Reset outputs. Supervisor devices can have an active-Low output ( $\overline{RST}$ ), an active-High output ( $RST$ ) or both.

## AN1957 - APPLICATION NOTE

### Reset Waveforms for the Microprocessor Supervisor Devices

When the input voltage level reaches the Reset threshold ( $V_{RST}$ ) after system power-up, the Supervisor holds the Reset output signal ( $\overline{RST}$ ) Low for a minimum time of  $t_{rec}$  before driving it High again (see [Figure 2](#)).


Switching the Manual Reset signal ( $\overline{MR}$ ) to Low, causes the  $\overline{RST}$  signal to go Low.  $\overline{RST}$  remains Low as long as  $\overline{MR}$  is kept Low, and returns High  $t_{rec}$  after  $\overline{MR}$  has been released.

All Microprocessor Supervisor devices have glitch immunity. That is, the minimum  $\overline{MR}$  pulse width required to Reset the output is fixed. All shorter pulses are ignored.

The Supervisor also reacts to voltage drops, brownouts and significant glitches. If the input voltage falls below  $V_{RST}$ , the Reset output is asserted.

Note that some Supervisor devices have a Reset output that is active High (RST). They therefore have a waveform that is the inversion of the one that is shown in [Figure 2](#).

**Figure 2. Power-On Reset and Low Voltage Detect Waveforms**



Note:  $V_{RST}$  is the Reset threshold, see [Table 3](#). for values.

**Table 2. Reset Timings for the STM703/704 Supervisor**

Symbol	Alt	Parameter		Value	Unit
$t_{MLMH}$	$t_{MR}$	$\overline{MR}$ Pulse Width	Min.	150	ns
$t_{MLRL}$	$t_{MRD}$	$\overline{MR}$ to $\overline{RST}$ Output Delay	Max.	250	ns
$t_{rec}$		$V_{RST}$ to $\overline{RST}$ High and $\overline{MR}$ High to $\overline{RST}$ High	Min.	140	ms
		Manual Reset Glitch Immunity	Typ.	100	ns

**Table 3. Reset Thresholds ( $V_{RST}$ )**

Supervisor	Reset threshold ( $V_{RST}$ )			Unit
	Min.	Typ.	Max.	
STM706P/70xR	2.55	2.63	2.70	V
STM70xS	2.85	2.93	3.00	V
STM70xT	3.00	3.08	3.15	V
STM692A/704/706/708, 8xxM	4.25	4.40	4.50	V
STM690A/703/705/707, 8xxL	4.50	4.65	4.75	V

### Hardware Hookup for the STM703/704 Supervisor

In the example of [Figure 3.](#), the Reset output is asserted in three cases:

- during system power-up, until  $V_{CC}$  is stabilized ( $V_{CC}$  is greater than  $V_{RST}$ ) for a duration of  $t_{rec}$
- after a  $V_{CC}$  drop ( $V_{CC}$  falls below  $V_{RST}$ )
- by pressing the Manual Reset push-button (the Reset button should be held for at least for  $t_{MLMH}$ ).


The Manual Reset input is not necessarily connected to a physical push button switch, it can also be connected to a peripheral, provided that a minimum  $\overline{MR}$  pulse width of 150ns is ensured.

If the Reset circuit is placed in a noisy environment, or if  $\overline{MR}$  is driven from long cables, it is recommended to use an external  $0.1\mu\text{F}$  capacitor, as shown in [Figure 3.](#)

The  $\overline{MR}$  input includes an internal pull-up resistor. So in applications where the  $\overline{MR}$  input is not used, the pin can be left unconnected. The  $\overline{MR}$  input can be driven with a TTL output, a CMOS output, or an open drain output.

It is always appropriate to connect a decoupling capacitor in parallel with the power supply. The recommended value is  $1\mu\text{F}$ .

**Figure 3. Hardware Hookup for the STM703/704 Supervisor**



## POWER-FAIL COMPARATOR

Inadvertent or unexpected power loss can cause a number of malfunctions in a system (data loss, uncontrolled program status, indeterminate processor state, etc.).


For a reliable design, systems should receive early power failure warning, to leave enough time for the microprocessor to start a safeguard routine, for backing up crucial data, registers, etc.

Power-fail comparators are used to monitor unregulated power supplies. Their reaction to power loss is very fast, and can provide enough time to execute all the necessary safeguard processes that precede an expected power failure (see REFERENCES section, AN1336).

### Block Diagram of a Power-Fail Comparator

The power-fail comparator works like an ordinary comparator with hysteresis (see Figure 4.). The Power-Fail Input (PFI) is compared to an internal reference voltage, the power-fail threshold,  $V_{PFI}$ . If the voltage on PFI is less than  $V_{PFI}$ , the Power-Fail Output ( $\overline{PFO}$ ) is asserted.

Figure 4. Block Diagram of a Power-Fail Comparator



### Hardware Hookup for the STM692A Supervisor

The Power-fail comparator can be used in many different ways. It is most commonly used as an Early Power-Fail Warning (see Figure 5.) to monitor an unregulated supply voltage.

Two external resistors  $R_1$  and  $R_2$  form a voltage divider to set the voltage level ( $V_{TRIP}$ ) below which  $\overline{PFO}$  is asserted (see the waveforms shown in Figure 6.).

Usually, a value is selected for  $R_2$ , then  $R_1$  is derived using the following formula:

$$R_1 = R_2 \times \frac{V_{TRIP} - V_{PFI}}{V_{PFI}}, \text{ Where } V_{PFI} = 1.25V.$$

The sum of the resistances should be about  $1M\Omega$  to minimize power consumption, and the tolerance of the resistor should not exceed 1%, to ensure that there are not large variations in the sensed voltage.

#### Example calculation.

We have:  $V_{TRIP} = 11.5V$  and  $V_{PFI} = 1.25V$ .

Let us put:  $R_2 = 100k\Omega$


$$R_1 \text{ is calculated as follows: } R_1 = R_2 \times \frac{V_{TRIP} - V_{PFI}}{V_{PFI}} = 100 \cdot 10^3 \times \frac{11.5 - 1.25}{1.25} = 820k\Omega$$

Thus  $R_1 = 820k\Omega$ .

Table 4. Recommended Resistances for some  $V_{TRIP}$  Voltages

$V_{TRIP}$ (V)	$R_1$ (k $\Omega$ )	$R_2$ (k $\Omega$ )
8.5	750	130
10.0	910	130
11.5	820	100
12.5	820	91
15.0	1100	100


Figure 5. Hardware Hookup for the STM692A Supervisor



**Example of Power-Fail Waveforms**

Figure 6. shows the case of a voltage drop. The unregulated power supply voltage ( $V_{UNREG}$ ) begins to decrease. As it falls below  $V_{TRIP}$ , at  $t_0$  in Figure 6.,  $\overline{PFO}$  is asserted, invoking a non-maskable interrupt in the microprocessor, and causing the execution of the safeguard routine. The microprocessor continues operating until Reset is asserted. From  $t_1$ , the power supply voltage ( $V_{CC}$ ) starts to fall. At  $t_2$  Reset is asserted and Write Protect occurs. This means that the safeguard routine cannot last more than  $t_2 - t_0$ .

**Figure 6. Voltage Drop**



Note: At  $t_0$  the voltage drop is detected; at  $t_1$   $V_{CC}$  begins to fall; at  $t_2$  Reset is asserted and/or Write Protect occurs.

**Table 5. Power-Fail Values for all Microprocessor Supervisors (except for the devices mentioned in Table 6.)**

Symbol	Parameter		Value	Unit
$V_{PFI}$	Power-fail threshold	Typ.	1.25	V

**Table 6. Power-Fail Values for 3V Microprocessor Supervisors with Battery Switchover (STM690/704/802/804/805/806)**

Symbol	Parameter		Value	Unit
$V_{PFI}$	Power-fail threshold	Typ.	1.237	V


## WATCHDOG TIMER

The role of a Watchdog timer is to prevent system failures that are caused by certain types of hardware errors (non-responding peripherals, bus contention etc.) or software errors (bad code jump, code stuck in loop etc.).

The watchdog timer has an input, WDI, and an output,  $\overline{\text{WDO}}$  (see Figure 7.). The input is used to clear the timer periodically within the specified time-out period,  $t_{\text{WD}}$  (see Table 7.). While the system is operating correctly, it periodically toggles the Watchdog Input, WDI (see Figure 8.). If the system fails, the watchdog timer is not reset, and a system alert is generated: the Watchdog output,  $\overline{\text{WDO}}$ , or the Reset output, is asserted (see Figure 8.).


Some microprocessors have an integrated watchdog timer, with a time-out period that is software-adjustable. The great disadvantage of this solution, though, is that the integrated watchdog timer uses the same power supply, and clock signal, as the microprocessor. So, a system malfunction may also lead to a failure of the watchdog timer.

Figure 7. Logic Diagram of a Watchdog Timer



Note: 1. WDI is the Watchdog Input,  $\overline{\text{WDO}}$  is the Watchdog Output.

Figure 8. Watchdog Timer Input and Output Waveforms



Note: 1. WDI signal frequencies greater than 50MHz (20ns period) will be filtered.  
 2.  $t_{\text{WD}}$  is the Watchdog time-out period. See Table 7. for value.

Table 7. Watchdog Timer Time-out Value for the STM705 Supervisor

Symbol	Description	Value	Unit
$t_{\text{WD}}$	Watchdog time-out period	Typ. 1.6	s

Note: This  $t_{\text{WD}}$  value is valid for all Microprocessor Supervisors.


## AN1957 - APPLICATION NOTE

### Hardware Hookup for the STM705 Supervisor

WDI is usually connected to the output pin of the microprocessor as shown in Figure 5. and  $\overline{WDO}$  is tied to the microprocessor Non-Maskable Interrupt ( $\overline{NMI}$ ) or Reset input.

The code should take care of clearing the watchdog timer within the time-out period by toggling the microprocessor's I/O pin.

Figure 9. Hardware Hookup for the STM705 Supervisor



In any case, if V<sub>CC</sub> drops below the Reset threshold (V<sub>RST</sub>),  $\overline{WDO}$  goes Low even if the watchdog timer has not timed out. The timer remains cleared and does not count for as long as Reset is asserted. The counter automatically restarts after t<sub>rec</sub> expires.

In 5V supply devices, the watchdog function may be disabled by floating WDI or tri-stating the driver that is connected to WDI.

## BATTERY SWITCHOVER

A common task of battery switchover devices is to provide an uninterrupted power supply to external devices in the event of voltage drops and brownouts.

Battery switchover devices can also be useful in portable devices. When the external power supply (such as the AC power supply adapter) is disconnected, the battery switchover device switches to the internal supply (such as a battery).

The use of a battery switchover has the following advantages:

- providing continuous and reliable service, even if the external supply fails
- extending the battery lifetime
- debouncing the power spikes occurring while connecting and disconnecting the AC adapter.


Battery switchover devices can be used as a main power supply backup for MCUs, memories and other peripherals, and to prevent system failures (see [Figure 10](#)).

Diode-OR connections are often used as an equivalent solution. However the diode voltage drop represents a large percentage of the battery voltage, and power supply spikes are not filtered. With an ST Supervisor, the device is supplied from the main power supply as long as the voltage is high enough, even if the battery voltage is greater than the power supply voltage, which saves the battery and extends its lifetime.

Instead of a backup battery it is also possible to use a backup capacitor. Recommended capacitor values start from 0.1F.

The battery switchover device monitors the power supply voltage,  $V_{CC}$ , which is compared to the reference voltage,  $V_{SO}$ , as shown in [Figure 11](#). If  $V_{CC}$  drops too low, the  $V_{OUT}$  output is switched to the battery voltage,  $V_{BAT}$ . The comparator includes hysteresis for noise immunity purposes.

**Figure 10. Block Diagram of a Battery switchover Device**




## AN1957 - APPLICATION NOTE

### Switchover Waveforms for the STM806R Supervisor

The Battery Backup Switchover Voltage ( $V_{SO}$ ) depends on the Battery Voltage ( $V_{BAT}$ ) and on the Switchover Threshold,  $V_{SW}$  (see Figure 11.). If  $V_{SW}$  is lower than  $V_{BAT}$ ,  $V_{SO}$  is equal to  $V_{SW}$ . If  $V_{SW}$  is greater than  $V_{BAT}$ ,  $V_{SO}$  is equal to  $V_{BAT}$ .

Whenever  $V_{CC}$  falls below  $V_{SO}$ , the  $V_{OUT}$  output is connected to the battery,  $V_{BAT}$  (see Figure 11.).

Figure 11. Battery Switchover Waveforms for the STM806R Supervisor



Note: The red line represents the switchover voltage ( $V_{SO}$ ). The blue line represents the battery switchover circuit output voltage ( $V_{OUT}$ ), which is switched to  $V_{CC}$ , or to  $V_{BAT}$  depending on the voltage magnitude.

STM806R has a voltage hysteresis of 40mV, which gives it good noise immunity. The hysteresis depends on  $V_{BAT}$  and  $V_{SW}$  as illustrated in Figure 12.:

- If  $V_{BAT} > V_{SW}$  and  $V_{CC}$  falls, the battery switchover detects the switchover threshold  $V_{SW}$  and switches  $V_{OUT}$  to the backup battery supply. When  $V_{CC}$  rises, the voltage level  $V_{SW} + 40mV$  is detected and  $V_{OUT}$  is switched back to the main power supply ( $V_{CC}$ ).
- If  $V_{BAT} < V_{SW}$  and  $V_{CC}$  falls, the battery switchover detects the voltage level  $V_{BAT} - 75mV$  and switches  $V_{OUT}$  to the backup battery supply. When  $V_{CC}$  rises, the voltage level  $V_{BAT} - 35mV$  is detected and  $V_{OUT}$  is switched back to the main power supply ( $V_{CC}$ ).

Figure 12. Switchover Waveforms with Hysteresis Details




Table 8. Switchover Values for the STM806R Supervisor


Symbol	Description	Condition	Typical Value	Unit
$V_{SW}$	Threshold		2.4	V
$V_{hys}$	Hysteresis		40	mV
$V_{SO}$	Battery Backup Switchover Voltage	$V_{BAT} < V_{SW}$	$V_{SO} = V_{BAT}$	V
		$V_{BAT} > V_{SW}$	$V_{SO} = V_{SW}$	V

**Hardware Hookup for the STM806R Supervisor**

Figure 13. shows one particular hardware hookup, using the STM806R Supervisor to switch the power supply source, with good efficiency and without introducing any switching noise.

In this case, the battery switchover backups the main power supply of MCU, memories and other peripherals. If sufficient power is available from the backup supply, the system can continue working normally. However it is also possible to run a safeguard routine, and to force the system to the low-power mode, so that the backup power supply can last longer, until the main power supply is restored.

**Figure 13. Hardware Hookup for the STM806R Supervisor**




**Hardware Hookup for the STM795 Supervisor**

The V<sub>OUT</sub> output is able to switch 75mA (maximum). If the peripherals have greater current needs, it is possible to use the V<sub>CCSW</sub> output of the STM795 device, and to drive the gate of the external PMOS transistor (as shown in Figure 14.).

When V<sub>OUT</sub> switches to the battery, the V<sub>CCSW</sub> goes High. When V<sub>OUT</sub> switches back to V<sub>CC</sub>, V<sub>CCSW</sub> goes Low again, and the transistor provides current directly from the power supply.

**Figure 14. Hardware Hookup for the STM795 Supervisor**



## CHIP ENABLE GATING


Internal gating of the chip enable signal prevents erroneous data from corrupting the external SRAM, in the event of an under-voltage condition. The chip enable signal, which normally goes directly from the microcontroller to the SRAM, is routed instead through the Supervisor device. The short propagation delay enables the chip enable gating to be used with most microcontrollers.

During normal operation (when Reset is not asserted), the Chip Enable signal is transmitted through the Supervisor device unaltered. When Reset is asserted, the SRAM is placed in its low power mode and the memory is inaccessible. In this way, the SRAM contents are protected from data corruption.

Chip enable gating uses a series transmission gate from  $\bar{E}$  to  $\bar{E}_{CON}$  (see Figure 15.). During normal operation (with Reset not asserted), the  $\bar{E}$  transmission gate is enabled, and passes all  $\bar{E}$  transitions. At that time, the impedance of  $\bar{E}$  appears as a resistor, typically about  $40\Omega$ , in series with the load at  $\bar{E}_{CON}$ .

When Reset is asserted, the transmission path becomes disabled. In the disabled mode,  $\bar{E}$  becomes high impedance, the transmission gate is turned off, and an active pull-up connects  $\bar{E}_{CON}$  to  $V_{OUT}$ . This pull-up turns off again, when the transmission gate is enabled.

Figure 15. Chip Enable Gating Block Diagram



Note: Connect  $\bar{E}$  to  $V_{SS}$  if unused.

## AN1957 - APPLICATION NOTE


### Typical Waveforms for the STM818 Supervisor

After power-up, the  $\overline{E}_{CON}$  output stays High for a period of  $t_{rec}$  (see Figure 16.). After this it starts to pass the  $\overline{E}$  input signal on.

While Reset is asserted, the chip-enable transmission gate is disabled,  $\overline{E}$  is high impedance, and an active pull-up connects  $\overline{E}_{CON}$  to  $V_{OUT}$  (disabled mode). If the voltage at  $\overline{E}$  is High during a Power-down sequence (when  $V_{CC}$  passes the Reset threshold), the chip-enable transmission gate is disabled, and  $\overline{E}$  immediately becomes high impedance. If  $\overline{E}$  is Low when Reset is asserted, the chip-enable transmission gate will be disabled 15 $\mu$ s after Reset is asserted. This permits the current write cycle to complete during power-down.

Any time a Reset is generated, the chip-enable transmission gate remains disabled, and  $\overline{E}$  remains high impedance (regardless of any activity on  $\overline{E}$ ) for the Reset time-out period. The propagation delay through the chip-enable transmission gate depends on  $V_{CC}$ , the source impedance of the drive connected to  $\overline{E}$ , and the loading on  $\overline{E}_{CON}$ . For the minimum propagation delay, minimize the capacitive load on  $\overline{E}_{CON}$  and use a low-output impedance driver.

Figure 16. Typical Waveforms for the STM818 Supervisor



Note: The chip enable gating function is also implemented on the STM795 device. Nevertheless there are two differences, in comparison to the STM818. Firstly the  $\overline{E}_{CON}$  signal is held High only for half of the  $t_{REC}$  period, and secondly the chip-enable transmission gate is disabled only 10 $\mu$ s after Reset is asserted if the  $\overline{E}$  input is Low.

Table 9. Typical values for the STM818 Supervisor


Description	Typical Value	Unit
$\overline{E}$ -to- $\overline{E}_{CON}$ Resistance	40	$\Omega$
Reset-to- $\overline{E}_{CON}$ High Delay (Power-down)	15	$\mu$ s
$\overline{E}$ -to- $\overline{E}_{CON}$ Propagation Delay	2	ns
$\overline{E}_{CON}$ Short Circuit Current	0.75	mA

**Hardware Hookup for the STM818 Supervisor**

Figure 17. illustrates the hookup of the STM818 Supervisor circuit connected to a microprocessor and an SRAM memory. All the functions of the STM818 are used (battery switchover, watchdog, chip enable gating, Power-On Reset, Low Voltage Detect).

The Chip Enable signal is decoded by the Address Decoder and it goes to the  $\overline{E}$  input of the Supervisor circuit. The  $\overline{E}_{CON}$  output is connected to the  $\overline{CS}$  (Chip Select input) of the SRAM memory.

**Figure 17. Hardware Hookup for the STM818 Supervisor**



AI10267

**BATTERY FRESHNESS SEAL**

The battery Freshness Seal is a feature that is available on the STM817/818/819. It disconnects the backup battery from the internal circuitry and  $V_{OUT}$  until it is needed. This allows an OEM (Original Equipment Manufacturer) to ensure that the backup battery connected to  $V_{BAT}$  will still be fresh when the final product is put to use.


To enable the Freshness Seal on the STM817 and STM819:

1. Connect a battery to  $V_{BAT}$
2. Ground  $\overline{PFO}$
3. Bring  $V_{CC}$  above the Reset threshold voltage, and hold it there until Reset is deasserted, following the Reset timeout period
4. Bring  $V_{CC}$  Low again (see [Figure 18.](#)).

For the STM818, use the same procedure, but ground  $\overline{ECON}$  instead of  $\overline{PFO}$ .

Once the battery Freshness Seal has enabled (disconnecting the backup battery from internal circuitry and anything that is connected to  $V_{OUT}$ ), it remains enabled until  $V_{CC}$  is next brought above  $V_{RST}$ .

**Figure 18. Typical Waveforms for the STM817/818/819 Supervisors**



Note: 1. For the STM818,  $\overline{ECON}$  is held Low, externally. The  $\overline{ECON}$  state is latched half way through the  $t_{REC}$  period, and the Freshness Seal function is enabled.  
 2. For the STM817 and STM819,  $\overline{PFO}$  is held Low, externally. The  $\overline{PFO}$  state is latched half way through the  $t_{REC}$  period, and the Freshness Seal function is enabled.

**CONCLUSION**

ST Microprocessor Supervisors have a large range of features adapted to the user’s needs:

- Centralised function for managing a system Reset.
- Early warning of power failure, in time to initiate any safeguard routines.
- Watchdog timer, monitoring for cessation of normal processor activity.
- Battery switchover, either to allow continued operation, or to maintain minimum functionality. Also useful for the regulation of noisy power supplies.
- Battery Freshness Seal, for maintaining the battery life on the production line, for the end user.

ST Microprocessor Supervisors are the ideal choice for adding protection to applications that are used in noisy environments and require power supply monitoring for proper operation.

**REFERENCES**

- *AN1772*: How to Control Power-up/Reset and Monitor the Voltage in Microprocessor Systems using ST Reset Circuits.
- *AN1336*: Power-Fail Comparator for NVRAM Supervisory Devices.

**REVISION HISTORY****Table 10. Document Revision History**

Date	Version	Revision Details
15-Mar-2005	1	First issue

## AN1957 - APPLICATION NOTE

---

If you have any questions or suggestions concerning the matters raised in this document, please refer to the MPG request support web page:

*<http://www.st.com/askmemory>*

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.  
All other names are the property of their respective owners

© 2005 STMicroelectronics - All rights reserved

STMicroelectronics group of companies  
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -  
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America  
**[www.st.com](http://www.st.com)**