

Die Datasheet

GA01PNS100-CAU

Silicon Carbide PiN Diode Chip

V _{RRM}	=	10000 V
l _F @ 25 °C	=	2 A
Q _c	=	5 nC

١K

Features

- 10 kV blocking
- 210 °C operating temperature
- Fast turn off characteristics
- Soft reverse recovery characteristics
- Ultra-Fast high temperature switching

Advantages

- Industry's lowest conduction losses
- Reduced stacking
- Reduced system complexity/Increased reliability





Die Size = 2.4 mm x 2.4 mm

Applications

- Voltage Multiplier
- Ignition/Trigger Circuits
- Oil/Downhole
- Lighting
- Defense

Maximum Ratings at T_j = 210 °C, unless otherwise specified

- ,				
Parameter	Symbol	Conditions	Values	Unit
Repetitive peak reverse voltage	V _{RRM}		10	kV
Continuous forward current	I _F	T _C ≤ 150 °C	2	А
RMS forward current	I _{F(RMS)}	T _C ≤ 150 °C	1	А
Operating and storage temperature	T _i , T _{stq}		-55 to 210	°C

Electrical Characteristics at T_i = 210 °C, unless otherwise specified

Parameter	Symphol	Conditions		Values		Unit
Parameter	Symbol	Conditions	min.	typ.	max.	Unit
Diode forward voltage	l voltage V _F	I _F = 2 A, T _j = 25 °C		4.4	4.8	V
	VF	I _F = 2 A, T _j = 210 °C		4.1	4.5	v
Reverse current	1	V _R = 10 kV, T _j = 25 °C		0.1	3	
Reverse current	I _R	V _R = 10 kV, T _j = 210 °C			50	μA
Total reverse recovery charge	Qrr	$V_{\rm R} = 1000$		558		nC
		$dI_{\rm F}/dt = 70 \text{ A}/\mu \text{s}$				
Switching time	ts	$T_j = 210 \ ^{\circ}C$ $I_F = 1.5 \ A$	v	< 236		ns
		V _R = 1 V, f = 1 MHz, T _i = 25 °C		20		
Total capacitance	С	V _R = 400 V, f = 1 MHz, T _i = 25 °	C	5		pF
		V _R = 1000 V, f = 1 MHz, T _j = 25 °	С	4		•
Total capacitive charge	Qc	V _R = 1000 V, f = 1 MHz, T _j = 25 °	С	5		nC

GeneSiC SEMICONDUCTOR

GA01PNS100-CAU

Figures:






Figure 1: Typical Forward Characteristics










Figure 2: Typical Reverse Characteristics






Figure 4: Typical Turn Off Characteristics at I_k = 0.5 A and V_{R} = 1000 V











Figure 7: Reverse Recovery Time vs Cathode Current



Mechanical Parameters

Die Dimensions	2.4 x 2.4	mm ²		
Anode pad size	Φ 0.98	mm		
Area total / active	5.76/0.75	mm ²		
Die Thickness	450	μm		
Wafer Size	76.2	mm		
Flat Position	0	deg		
Die Frontside Passivation	Polyimide			
Anode Pad Metallization	400 nm Ni + 200 nm Au			
Backside Cathode Metallization	400 nm Ni + 200 nm Au	400 nm Ni + 200 nm Au		
Die Attach	Electrically conductive glue or sold	Electrically conductive glue or solder		
Wire Bond	Au ≤ 26 μm	Au ≤ 26 μm		
Reject ink dot size	Φ≥0.3 mm	Φ ≥ 0.3 mm		
	Store in original container, in dry nitro	gen,		
Recommended storage environment	< 6 months at an ambient temperature of	< 6 months at an ambient temperature of 23 °C		

Chip Dimensions:



DIE	A [mm]	2.4
DIE	B [mm]	2.4
METAL	C [mm]	0.98



Revision History					
Date	Revision	Comments	Supersedes		
2015/02/24	1	Inserted Mechanical Parameters			
2012/08/15	0	Initial release			

Published by GeneSiC Semiconductor, Inc. 43670 Trade Center Place Suite 155 Dulles, VA 20166

GeneSiC Semiconductor, Inc. reserves right to make changes to the product specifications and data in this document without notice.

GeneSiC disclaims all and any warranty and liability arising out of use or application of any product. No license, express or implied to any intellectual property rights is granted by this document.

Unless otherwise expressly indicated, GeneSiC products are not designed, tested or authorized for use in life-saving, medical, aircraft navigation, communication, air traffic control and weapons systems, nor in applications where their failure may result in death, personal injury and/or property damage.



SPICE Model Parameters

This is a secure document. Please copy this code from the SPICE model PDF file on our website (http://www.genesicsemi.com/images/hit_sic/baredie/pin/GA01PNS100-CAU_SPICE.pdf) into LTSPICE (version 4) software for simulation of the GA01PNS100-CAU device.

```
MODEL OF GeneSiC Semiconductor Inc.
*
*
     $Revision: 1.0
*
                                  $
*
     $Date: 05-SEP-2013
                                  Ś
     GeneSiC Semiconductor Inc.
*
*
     43670 Trade Center Place Ste. 155
*
     Dulles, VA 20166
*
     http://www.genesicsemi.com/index.php/hit-sic/baredie
*
*
     COPYRIGHT (C) 2013 GeneSiC Semiconductor Inc.
*
     ALL RIGHTS RESERVED
* These models are provided "AS IS, WHERE IS, AND WITH NO WARRANTY
* OF ANY KIND EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED
* TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
* PARTICULAR PURPOSE."
* Models accurate up to 2 times rated drain current.
*
*
 Start of GA01PNS100-CAU SPICE Model
\star
.MODEL GA01PNS100 D
+ IS
          1.00E-25
+ RS
           0.49
           2.1612
+ N
+ IKF
          0.043903
+ EG
          3.23
+ XTI
           10
+ TRS1
          -0.00155
+ CJO
           2.28E-11
           2.304
+ VJ
           0.376
+ M
+ FC
           0.5
+ BV
           11000
+ IBV
          1.00E-03
+ VPK
           10000
+ IAVE
           1
+ TYPE
           SiC PiN
+ MFG
           GeneSiC Semi
* End of GA01PNS100-CAU SPICE Model
```