




## Switching

## KP8M4

## ■ Features

- Low on-resistance.
- Built-in G-S Protection Diode.
- Small and Surface Mount Package.
- Power switching, DC / DC converter.

■ Absolute Maximum Ratings  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain-source voltage	$V_{DS}$	30	-30	V
Gate-source voltage	$V_{GS}$	20	-20	V
Drain current Continuous	$I_D$	$\pm 9.0$	$\pm 7.0$	A
Drain current Pulsed *	$I_{DP}$	$\pm 36$	$\pm 28$	A
Source current (Body diode) Continuous	$I_S$	1.6	-1.6	A
Source current (Body diode) Pulsed *	$I_{SP}$	36	-28	A
Total power dissipation	$P_D$	2		W
Channel temperature	$T_{ch}$	150		$^\circ\text{C}$
Storage temperature	$T_{stg}$	-55 to +150		$^\circ\text{C}$
Channel to ambient	$R_{th(ch-a)}$	62.5		$^\circ\text{C/W}$

\*  $P_w \leq 10 \mu\text{s}$ , Duty cycle  $\leq 1\%$

## KP8M4

## ■ Electrical Characteristics Ta = 25°C

Parameter	Symbol	Testconditions	Min	Typ	Max	Unit	
Gate-source leakage	I <sub>GSS</sub>	V <sub>GS</sub> =20V, V <sub>DS</sub> =0V			10	μA	
		V <sub>GS</sub> =-20V, V <sub>DS</sub> =0V			-10		
Drain-source breakdown voltage	V <sub>(BR) DSS</sub>	I <sub>D</sub> =1mA, V <sub>GS</sub> =0V	N-Ch	30		V	
		I <sub>D</sub> =-1mA, V <sub>GS</sub> =0V	P-Ch	-30			
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> =30V, V <sub>GS</sub> =0V	N-Ch		1	μA	
		V <sub>DS</sub> =-30V, V <sub>GS</sub> =0V	P-Ch		-1		
Gate threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =1mA	N-Ch	1.0	2.5	V	
		V <sub>DS</sub> =-10V, I <sub>D</sub> =-1mA	P-Ch	-1.0	-2.5		
Static drain-source on-state resistance	R <sub>DS(on)</sub>	I <sub>D</sub> =9A, V <sub>GS</sub> =10A	N-Ch		12	18	mΩ
		I <sub>D</sub> =9A, V <sub>GS</sub> =4.5V			16	24	
		I <sub>D</sub> =9A, V <sub>GS</sub> =4V			17	25	
Static drain-source on-state resistance	R <sub>DS(on)</sub>	I <sub>D</sub> =-7A, V <sub>GS</sub> =-10A	P-Ch		20	28	mΩ
		I <sub>D</sub> =-3.5A, V <sub>GS</sub> =-4.5V			25	35	
		I <sub>D</sub> =-3.5A, V <sub>GS</sub> =-4V			30	42	
Forward transfer admittance	Y <sub>fs</sub>	I <sub>D</sub> =9A, V <sub>DS</sub> =10V	N-Ch	7.0		S	
		I <sub>D</sub> =-3.5A, V <sub>DS</sub> =-10V	P-Ch	6.0			
Input capacitance	C <sub>iss</sub>	N-Channel V <sub>DS</sub> =10V, V <sub>GS</sub> =0V, f=1MHz	N-Ch		1190	pF	
			P-Ch		2600		
Output capacitance	C <sub>oss</sub>	P-Channel	N-Ch		340	pF	
			P-Ch		450		
Reverse transfer capacitance	C <sub>rss</sub>	V <sub>DS</sub> =-10V, V <sub>GS</sub> =0V, f=1MHz	N-Ch		190	pF	
			P-Ch		350		
Turn-on delay time	t <sub>d(on)</sub>	I <sub>D</sub> =4.5A, V <sub>DD</sub> =15V	N-Ch		10	ns	
			P-Ch		20		
Rise time	t <sub>r</sub>	N-Channel V <sub>GS</sub> =10V, R <sub>L</sub> =3.33Ω, R <sub>G</sub> =10Ω	N-Ch		15	ns	
			P-Ch		50		
Turn-off delay time	t <sub>d(off)</sub>	P-Channel	N-Ch		55	ns	
			P-Ch		110		
Fall time	t <sub>f</sub>	V <sub>GS</sub> =-10V, R <sub>L</sub> =4.3Ω, R <sub>G</sub> =10Ω	N-Ch		22	ns	
			P-Ch		70		
Total gate charge	Q <sub>g</sub>	N-Channel V <sub>DD</sub> =15V, V <sub>GS</sub> =5V, I <sub>D</sub> =9.0A	N-Ch		15	21	nC
			P-Ch		25		
Gate-source charge	Q <sub>gs</sub>	P-Channel	N-Ch		3.0	nC	
			P-Ch		5.5		
Gate-drain charge	Q <sub>gd</sub>	V <sub>DD</sub> =-15V, V <sub>GS</sub> =-5V, I <sub>D</sub> =-7.0A	N-Ch		6.1	nC	
			P-Ch		10		
Forward voltage	V <sub>SD</sub>	I <sub>S</sub> =6.4A, V <sub>GS</sub> =0V	N-Ch		1.2	V	
		I <sub>S</sub> =-1.6A, V <sub>GS</sub> =0V	P-Ch		-1.2		