# **Power MOSFET**

40 V, 3.7 m $\Omega$ , 123 A, Single N–Channel DPAK

### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- MSL 1 @ 260°C

- 100% Avalanche Tested
- AEC Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant



# **ON Semiconductor®**

### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40.1/	$3.7~\mathrm{m}\Omega @ 10~\mathrm{V}$	100.4
40 V	5.5 mΩ @ 4.5 V	123 A

**N-Channel** 

Param	eter		Symbol	Value	Unit	D٩
Drain-to-Source Voltage			V <sub>DSS</sub>	40	V	
Gate-to-Source Voltage	9		V <sub>GS</sub>	±20	V	
Continuous Drain Cur-		T <sub>C</sub> = 25°C	۱ <sub>D</sub>	123	Α	Gœ—↓ [¯]
rent ( $R_{\theta JC}$ ) (Notes 1 & 3)		T <sub>C</sub> = 85°C		95	1	
Power Dissipation $(R_{\theta JC})$ (Note 1)	Steady	T <sub>C</sub> = 25°C	P <sub>D</sub>	107	w	ს s
Continuous Drain Cur-	State	T <sub>A</sub> = 25°C	۱ <sub>D</sub>	24	Α	4
rent ( $R_{\theta JA}$ ) (Notes 1, 2, 3)		T <sub>A</sub> = 85°C		18.5	1	1 2 7
Power Dissipation (R <sub>0.IA</sub> ) (Notes 1 & 2)	1	T <sub>A</sub> = 25°C	PD	4.0	w	3 CASE 369C
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	400	A	DPAK
Current Limited by Pack (Note 3)	age	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	100	A	(Bent Lead) STYLE 2
Operating Junction and	Storage Te	emperature	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C	MARKING DIAGRA
Source Current (Body D	iode)		۱ <sub>S</sub>	100	Α	& PIN ASSIGNMEN
Single Pulse Drain-to-S Energy (V <sub>GS</sub> = 10 V, L = 46.2 A, R <sub>G</sub> = 25 $\Omega$ )			E <sub>AS</sub>	320	mJ	4 Drain
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C	YWW 58 90NLG
Stresses exceeding Max Ratings are stress ratings Operating Conditions is n	only. Fund	ctional opera	tion above th	ne Recomr	nended	ប_2 ប


MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Recommended Operating Conditions may affect device reliability.

2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.

1. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

3. Maximum current for pulses as long as 1 second is higher but is dependent



5890NL = Device Code = Pb-Free Package G

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

© Semiconductor Components Industries, LLC, 2012 October, 2012 - Rev. 0

on pulse duration and suty cycle.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	R <sub>θJC</sub>	1.4	°C/W
Junction-to-Ambient - Steady State (Note 2)	R <sub>0JA</sub>	37	

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	· · ·				•	-	•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		40			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				40		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{CC} = 0 V$ $T_J = 25^{\circ}C$				1.0	μA
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 40 V	T <sub>J</sub> = 150°C			100	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 4)					•	-	•
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 250 μA	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				7.4		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 50 \text{ A}$ $V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 50 \text{ A}$			2.9	3.7	mΩ
					4.4	5.5	1
Forward Transconductance	gFS	V <sub>DS</sub> = 15 V, I <sub>I</sub>	<sub>D</sub> = 15 A		16.3		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>				4760		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f = V <sub>DS</sub> = 2	1.0 MHz, 5 V		580		1
Reverse Transfer Capacitance	C <sub>rss</sub>	- 03 -			385		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 50 A			84		nC
Total Gate Charge	Q <sub>G(TOT)</sub>				42		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{CS} = 4.5 V_{c} V_{f}$	os = 15 V.		4.2		
Gate-to-Source Charge	Q <sub>GS</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, I <sub>D</sub> = 50 A			13.7		
Gate-to-Drain Charge	Q <sub>GD</sub>				18.8		1
WITCHING CHARACTERISTICS (Not	1						•
Turn-On Delay Time	t <sub>d(on)</sub>				12		ns
Rise Time	tr	V – 10 V V	20.14		35		1


Turn-On Delay Time	ካd(on)		12	115
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 20 V,	35	]
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_{D} = 50 \text{ A}, \text{ R}_{G} = 2.0 \Omega$	38	
Fall Time	t <sub>f</sub>		11	

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.


# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Мах	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS							
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 50 A	T <sub>J</sub> = 25°C		0.86	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 20 A	T <sub>J</sub> = 25°C		0.78	1.0	
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIs/dt = 100 A/µs, I <sub>S</sub> = 50 A			35		ns
Charge Time	ta				19		
Discharge Time	tb				16		
Reverse Recovery Charge	Q <sub>RR</sub>	1			34		nC

### **TYPICAL PERFORMANCE CURVES**



### **TYPICAL PERFORMANCE CURVES**



# TYPICAL PERFORMANCE CURVES




Figure 12. Thermal Response


#### **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>
NVD5890NLT4G	DPAK (Pb–Free)	2500/Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

DPAK CASE 369C




NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: INCHES.
  THERMAL PAD CONTOUR OPTIONAL WITHIN DI-

- MENSIONS b3, L3 and Z. DIMENSIONS b3, L3 and Z. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL 4
- NOT EXCEED 0.006 INCHES PER SIDE. 5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H

	INC	HES	MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29	BSC
н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108	REF	2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, UN semiconductor and ware registered trademarks of semiconductor components industries, LLC (SCILLC). SCILLC where the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surpical inplant into the body or diver applications intended to support or sustain life or for any other applications intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

For additional information, please contact your local Sales Representative