

**256Kx32, 3.3V,
Static RAM**

Features

256Kx32 bit CMOS Static

DSP Memory Solution

- ADSP - 21060L (SHARC)
- ADSP - 21062L (SHARC)
- TMS320LC31

Random Access Memory Array

- Fast Access Times: 12, 15, 17 and 20ns
- Individual Byte Enables
- User Configurable Organization with Minimal Additional Logic
- Master Output Enable and Write Control
- TTL Compatible Inputs and Outputs
- Fully Static, No Clocks

Surface Mount Package

- 68 Lead PLCC, No. 99 JEDEC MO-47AE
- Small Footprint, 0.990 Sq. In.
- Multiple Ground Pins for Maximum Noise Immunity

Single 3.3V (±5%) Supply Operation

The ED18L32256V is a high speed, 3.3 volt, 8 megabit SRAM. The device is available with access times of 12, 15, 17 and 20ns, allowing the creation of a no wait state DSP memory solution.

The device can be configured as a 256Kx32 and used to create a single chip external data memory solution for Texas Instruments' TMS320LC31, or Analog Device's SHARC™ DSP.


Alternatively the device's chip enables can be used to configure it as a 512Kx16. A 512Kx48 program memory array for Analog's SHARC DSP is created using three devices. If this memory is too deep, two 256Kx24s (ED18L24256V) can be used to create a 256Kx48 array or two 128Kx24s (ED18L24128V) can be used to create a 128Kx48 array.

The device provides a 32% space savings when compared to two monolithic 256Kx16, 44 pin SOJs.

The device provides a memory upgrade of the ED18L32128V (128Kx32). For more memory the device can be upgraded to the ED18L32512V (512Kx32).


NOTE: Solder Reflow temperature should not exceed 260°C for 10 seconds.

Pin Configurations and Block Diagram



Pin Names

| | |
|-----------------|-----------------------------|
| <u>A0-A17</u> | Address Inputs |
| <u>E0-E1</u> | Chip Enables (One per Word) |
| <u>BS0-BS3</u> | Byte Selects (One per Byte) |
| <u>W</u> | Master Write Enable |
| <u>G</u> | Master Output Enable |
| <u>DQ0-DQ31</u> | Common Data Input/Output |
| <u>VCC</u> | Power (3.3V±5%) |
| <u>VSS</u> | Ground |
| <u>NC</u> | No Connection |



Absolute Maximum Ratings*

| | |
|------------------------------------|-----------------|
| Voltage on any pin relative to VSS | -0.5V to 4.6V |
| Operating Temperature TA (Ambient) | |
| Commercial | 0°C to +70°C |
| Industrial | -40°C to +85°C |
| Storage Temperature | -55°C to +125°C |
| Power Dissipation | 1.7 Watts |
| Output Current | 20 mA |
| Junction Temperature, TJ | 175°C |

*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.


Recommended DC Operating Conditions

| Parameter | Sym | Min | Typ | Max | Units |
|--------------------|-----|-------|-----|---------|-------|
| Supply Voltage | VCC | 3.135 | 3.3 | 3.465 | V |
| Supply Voltage | VSS | 0 | 0 | 0 | V |
| Input High Voltage | VIH | 2.2 | -- | VCC+0.3 | V |
| Input Low Voltage | VIL | -0.3 | -- | 0.8 | V |

AC Test Conditions

| | |
|--------------------------------|-------------|
| Input Pulse Levels | VSS to 3.0V |
| Input Rise and Fall Times | 5ns |
| Input and Output Timing Levels | 1.5V |
| Output Load | Figure 1 |

(note: For TEHQZ,TGHQZ and TWLOZ, see figure 2)



DC Electrical Characteristics

| Parameter | Sym | Conditions | Min | Max | | Units |
|--------------------------------|------|--|-----|----------|----------|---------|
| | | | | 12/15 | 17/20 | |
| Operating Power Supply Current | ICC1 | $\bar{W} = VIL, I/O = 0mA,$ Min Cycle | | 480 | 440 | mA |
| Standby (TTL) Supply Current | ICC2 | $\bar{E} \geq VIH, VIN \leq VIL$ or $VIN \geq VIH, f = 0MHz$ | | 100 | 100 | mA |
| Full Standby Supply Current | ICC3 | $\bar{E} \geq VCC - 0.2V$ $VIN \geq VCC - 0.2V$ or $VIN \leq 0.2V$ | | 20 | 20 | mA |
| Input Leakage Current | ILI | $VIN = 0V$ to VCC | | ± 10 | ± 10 | μA |
| Output Leakage Current | ILO | $V I/O = 0V$ to VCC | | ± 10 | ± 10 | μA |
| Output High Voltage | VOH | $I/OH = -4.0mA$ | 2.4 | | | V |
| Output Low Voltage | VOL | $I/O L = 8.0mA$ | | 0.4 | 0.4 | V |

Truth Table

| \bar{E} | \bar{W} | \bar{G} | BS0-3 | Mode | Output | Power |
|-----------|-----------|-----------|-------|----------------|--------|------------|
| H | X | X | X | Standby | High Z | ICC2, ICC3 |
| L | H | H | X | Output Disable | High Z | ICC1 |
| L | X | X | H | Output Disable | High Z | ICC1 |
| L | H | L | L | Read | DOUT | ICC1 |
| L | L | X | L | Write | DIN | ICC1 |

X Means Don't Care

Capacitance


(f=1.0MHz, VIN=VCC or VSS)

| Parameter | Sym | Max | Unit |
|-------------------------------|---------------------|-----|------|
| Address Lines | CA | 20 | pF |
| Data Lines | CD/Q | 10 | pF |
| Write & Output Enable Lines | \bar{W}, \bar{G} | 6 | pF |
| Chip Enable Lines/Byte Select | \bar{E}, \bar{BS} | 9 | pF |


AC Characteristics Read Cycle

| Parameter | Symbol | | 12ns | | 15ns | | 17ns | | 20ns | | Units |
|--|--------|------|------|-----|------|-----|------|-----|------|-----|-------|
| | JEDEC | Alt. | Min | Max | Min | Max | Min | Max | Min | Max | |
| Read Cycle Time | TAVAV | TRC | 12 | | 15 | | 17 | | 20 | | ns |
| Address Access Time | TAVQV | TAA | | 12 | | 15 | | 17 | | 20 | ns |
| Chip Enable Access Time | TELOV | TACS | | 12 | | 15 | | 17 | | 20 | ns |
| Byte Select Access Time | TBLOX | TBLZ | | 12 | | 15 | | 17 | | 20 | ns |
| Chip Enable to Output in Low Z (1) | TELOX | TCLZ | 3 | | 3 | | 3 | | 3 | | ns |
| Byte Select to Output in Low Z | TBLOX | TBLZ | 3 | | 3 | | 3 | | 3 | | ns |
| Chip Disable to Output in High Z (1) | TEHOZ | TCHZ | | 7 | | 8 | | 8 | | 10 | ns |
| Byte Select to Output in High Z | TBHOZ | TBHZ | | 7 | | 8 | | 8 | | 10 | ns |
| Output Hold from Address Change | TAVQX | TOH | 3 | | 3 | | 3 | | 3 | | ns |
| Output Enable to Output Valid | TGLQV | TOE | | 5 | | 6 | | 8 | | 10 | ns |
| Output Enable to Output in Low Z (1) | TGLQX | TOLZ | 2 | | 2 | | 2 | | 2 | | ns |
| Output Disable to Output in High Z (1) | TGHOZ | TOHZ | | 4 | | 5 | | 6 | | 8 | ns |


Read Cycle 1 - \bar{W} High, \bar{G} , \bar{E} Low



Read Cycle 2 - \bar{W} High



Write Cycle 2 - \bar{E} Controlled



Ordering Information

Commercial (0°C to 70°C)

| Part Number | Speed (ns) | Package No. |
|-----------------|------------|-------------|
| ED18L32256V12AC | 12 | 99 |
| ED18L32256V15AC | 15 | 99 |
| ED18L32256V17AC | 17 | 99 |
| ED18L32256V20AC | 20 | 99 |

Industrial (-40°C to +85°C)

| Part Number | Speed (ns) | Package No. |
|-----------------|------------|-------------|
| ED18L32256V15AI | 15 | 99 |
| ED18L32256V17AI | 17 | 99 |
| ED18L32256V20AI | 20 | 99 |


Package Description

Package No. 99
68 Lead PLCC
JEDEC MO-47AE

Weight = 4.2g

Theta J_A = 40°C/W

Theta J_C = 15°C/W



Electronic Designs Incorporated

• One Research Drive • Westborough, MA 01581USA • 508-366-5151 • FAX 508-836-4850 •

<http://www.electronic-designs.com>

Electronic Designs Inc. reserves the right to change specifications without notice. CAGE No. 66301