HD74ALVCH16269

12-bit to 24-bit Registered Bus Transceivers with 3-state Outputs

REJ03D0046-0200Z
(Previous ADE-205-136(Z))
Rev.2.00
Oct.02.2003

Not recommend for new design

Description

The HD74ALVCH16269 is used in applications where two separate ports must be multiplexed onto, or demultiplexed from, a single port. The device is particularly suitable as an interface between synchronous DRAMs and high speed microprocessors. Data is stored in the internal B port registers on the low to high transition of the clock (CLK) input when the appropriate clock enable ($\overline{\text{CLKENA}}$) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B to A direction, a single storage register is provided. The select ($\overline{\text{SEL}}$) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period that the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active low output enables ($\overline{\text{OEA}}$, $\overline{\text{OEB1}}$, $\overline{\text{OEB2}}$). Active bus hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

Features

- V_{CC} = 2.3 V to 3.6 V
- Typical V_{OL} ground bounce < 0.8 V (@V_{CC} = 3.3 V, Ta = 25°C)
- Typical V_{OH} undershoot > 2.0 V (@V_{CC} = 3.3 V, Ta = 25°C)
- High output current ±24 mA (@V_{CC} = 3.0 V)
- Bus hold on data inputs eliminates the need for external pullup / pulldown resistors

Function Table

Inputs			Outputs	
CLK	$\overline{OEA}$	$\overline{OEB}$	A	1B, 2B
↑	H	H	Z	Z
↑	H	L	Z	Active
↑	L	H	Active	Z
↑	L	L	Active	Active

Output enable

Inputs				Outputs	
$\overline{CLKENA1}$	$\overline{CLKENA2}$	CLK	A	1B	2B
H	H	X	X	$1B_0$ *1	$2B_0$ *1
L	X	↑	L	L	X
L	X	↑	H	H	X
X	L	↑	L	X	L
X	L	↑	H	X	H

A-to-B storage ($\overline{OEB}$ = L)

Inputs				Output A
CLK	$\overline{SEL}$	1B	2B	
X	H	X	X	A_0 *1
X	L	X	X	A_0 *1
↑	H	L	X	L
↑	H	H	X	H
↑	L	X	L	L
↑	L	X	H	H

B-to-A storage ($\overline{OEA}$ = L)

Not recommend for new design

H : High level
L : Low level
X : Immaterial
Z : High impedance
↑ : Low to high transition
Note: 1. Output level before the indicated steady state input conditions were established.

Pin Arrangement



Not recommend for new design

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V_{CC}	–0.5 to 4.6	V	
Input voltage [*1, 2]	V_I	–0.5 to 4.6	V	Except I/O ports
		–0.5 to V_{CC} +0.5		I/O ports
Output voltage [*1, 2]	V_O	–0.5 to V_{CC} +0.5	V	
Input clamp current	I_{IK}	–50	mA	$V_I < 0$
Output clamp current	I_{OK}	±50	mA	$V_O < 0$ or $V_O > V_{CC}$
Continuous output current	I_O	±50	mA	V_O = 0 to V_{CC}
		±100		
Maximum power dissipation at Ta = 55°C (in still air) [*3]	P_T	1	W	TSSOP
Storage temperature	Tstg	–65 to 150	°C	

Notes: Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1. The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.
2. This value is limited to 4.6 V maximum.
3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils.

Not recommend for new design

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage	V_{CC}	2.3	3.6	V	
Input voltage	V_I	0	V_{CC}	V	
Output voltage	V_O	0	V_{CC}	V	
High level output current	I_{OH}	—	–12	mA	V_{CC} = 2.3 V
		—	–12		V_{CC} = 2.7 V
		—	–24		V_{CC} = 3.0 V
Low level output current	I_{OL}	—	12	mA	V_{CC} = 2.3 V
		—	12		V_{CC} = 2.7 V
		—	24		V_{CC} = 3.0 V
Input transition rise or fall rate	$\Delta t / \Delta v$	0	10	ns / V	
Operating temperature	Ta	–40	85	°C	

Note: Unused control inputs must be held high or low to prevent them from floating.

Logic Diagram



Not recommend for new design

Electrical Characteristics

(Ta = –40 to 85°C)

Item	Symbol	V_{CC} (V) [*1]	Min	Max	Unit	Test Conditions
Input voltage	V_{IH}	2.3 to 2.7	1.7	—	V	
		2.7 to 3.6	2.0	—		
	V_{IL}	2.3 to 2.7	—	0.7		
		2.7 to 3.6	—	0.8		
Output voltage	V_{OH}	Min to Max	V_{CC}–0.2	—	V	I_{OH} = –100 µA
		2.3	2.0	—		I_{OH} = –6 mA, V_{IH} = 1.7 V
		2.3	1.7	—		I_{OH} = –12 mA, V_{IH} = 1.7 V
		2.7	2.2	—		I_{OH} = –12 mA, V_{IH} = 2.0 V
		3.0	2.4	—		I_{OH} = –12 mA, V_{IH} = 2.0 V
		3.0	2.0	—		I_{OH} = –24 mA, V_{IH} = 2.0 V
	V_{OL}	Min to Max	—	0.2		I_{OL} = 100 µA
		2.3	—	0.4		I_{OL} = 6 mA, V_{IL} = 0.7 V
		2.3	—	0.7		I_{OL} = 12 mA, V_{IL} = 0.7 V
		2.7	—	0.4		I_{OL} = 12 mA, V_{IL} = 0.8 V
		3.0	—	0.55		I_{OL} = 24 mA, V_{IL} = 0.8 V
Input current	I_{IN}	3.6	—	±5	µA	V_{IN} = V_{CC} or GND
	$I_{IN\ (hold)}$	2.3	45	—		V_{IN} = 0.7 V
		2.3	–45	—		V_{IN} = 1.7 V
		3.0	75	—		V_{IN} = 0.8 V
		3.0	–75	—		V_{IN} = 2.0 V
		3.6	—	±500		V_{IN} = 0 to 3.6 V
Off state output current [*2]	I_{OZ}	3.6	—	±10	µA	V_{OUT} = V_{CC} or GND
Quiescent supply current	I_{CC}	3.6	—	40	µA	V_{IN} = V_{CC} or GND
	ΔI_{CC}	3.0 to 3.6	—	750	µA	V_{IN} = one input at (V_{CC}–0.6) , other inputs at V_{CC} or GND

Notes: 1. For conditions shown as Min or Max, use the appropriate values under recommended operating conditions.

2. For I/O ports, the parameter I_{OZ} includes the input leakage current.

Not recommend for new design

Switching Characteristics

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Unit	FROM (Input)	TO (Output)
Maximum clock frequency	f_{max}	2.5±0.2	135	—	—	MHz		
		2.7	135	—	—			
		3.3±0.3	135	—	—			
Propagation delay time	t_{PLH} t_{PHL}	2.5±0.2	1.0	—	8.8	ns	CLK	B
		2.7	—	—	7.3			
		3.3±0.3	1.0	—	6.2			
		2.5±0.2	1.0	—	7.0			A
		2.7	—	—	5.8			
		3.3±0.3	1.0	—	5.0			
Output enable time	t_{ZH} t_{ZL}	2.5±0.2	1.0	—	8.4	ns	CLK	B
		2.7	—	—	6.7			
		3.3±0.3	1.0	—	6.1			
		2.5±0.2	1.0	—	8.1			A
		2.7	—	—	6.2			
		3.3±0.3	1.0	—	5.9			
Output disable time	t_{HZ} t_{LZ}	2.5±0.2	1.4	—	8.3	ns	CLK	B
		2.7	—	—	6.9			
		3.3±0.3	1.0	—	6.1			
		2.5±0.2	1.5	—	7.7			A
		2.7	—	—	6.8			
		3.3±0.3	1.0	—	5.6			
Input capacitance	C_{IN}	3.3	—	3.5	—	pF	Control inputs	
Output capacitance	$C_{IN / O}$	3.3	—	9.0	—	pF	A or B ports	

Not recommend for new design

Switching Characteristics (cont.)

Item	Symbol	V_{CC} (V)	Min	Typ	Max	Unit	FROM (Input)
Setup time	t_{su}	2.5±0.2	2.0	—	—	ns	A data before CLK↑
		2.7	2.0	—	—		
		3.3±0.3	1.7	—	—		
		2.5±0.2	2.2	—	—		B data before CLK↑
		2.7	2.1	—	—		
		3.3±0.3	1.8	—	—		
		2.5±0.2	1.6	—	—		$\overline{SEL}$ before CLK↑
		2.7	1.6	—	—		
		3.3±0.3	1.3	—	—		
		2.5±0.2	1.0	—	—		$\overline{CLKENA1}$ or
		2.7	1.2	—	—		$\overline{CLKENA2}$ before LK↑
		3.3±0.3	0.9	—	—		
		2.5±0.2	1.5	—	—		$\overline{OE}$ before CLK↑
		2.7	1.6	—	—		
		3.3±0.3	1.3	—	—		
Hold time	t_h	2.5±0.2	0.7	—	—	ns	A data after CLK↑
		2.7	0.6	—	—		
		3.3±0.3	0.6	—	—		
		2.5±0.2	0.7	—	—		B data after CLK↑
		2.7	0.6	—	—		
		3.3±0.3	0.6	—	—		
		2.5±0.2	1.1	—	—		$\overline{SEL}$ aftrer CLK↑
		2.7	0.7	—	—		
		3.3±0.3	0.7	—	—		
		2.5±0.2	1.0	—	—		$\overline{CLKENA1}$ or
		2.7	0.8	—	—		$\overline{CLKENA2}$ after CLK↑
		3.3±0.3	1.1	—	—		
		2.5±0.2	0.8	—	—		$\overline{OE}$ after CLK↑
		2.7	0.8	—	—		
		3.3±0.3	0.8	—	—		
Pulse width	t_w	2.5±0.2	3.3	—	—	ns	CLK “H” or “L”
		2.7	3.3	—	—		
		3.3±0.3	3.3	—	—		

Not recommend for new design

• **Test Circuit**



Load Circuit for Outputs

Symbol	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V
t_{PLH} / t_{PHL}	OPEN	OPEN
t_{su} / t_h / t_w		
t_{ZH} / t_{HZ}	GND	GND
t_{ZL} / t_{LZ}	4.6 V	6.0 V

Note: 1. C_L includes probe and jig capacitance.

Not recommend for new design

• **Waveforms – 1**



• **Waveforms – 2**



Not recommend for new design

• **Waveforms – 3**



TEST	Vcc=2.5±0.2V	Vcc=2.7V, 3.3±0.3V
V_{IH}	2.3 V	2.7 V
V_{ref}	1.2 V	1.5 V
V_{OH1}	2.3 V	3.0 V
V_{OL1}	GND	GND

Notes: 1. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Zo = 50 Ω, tr ≤ 2.5 ns, tf ≤ 2.5 ns.
2. Waveform – A is for an output with internal conditions such that the output is low except when disabled by the output control.
3. Waveform – B is for an output with internal conditions such that the output is high except when disabled by the output control.
4. The output are measured one at a time with one transition per measurement.

Not recommend for new design

Package Dimensions

As of January, 2003

Unit: mm



*Dimension including the plating thickness
Base material dimension

Package Code	TTP-48/40DA
JEDEC	—
JEITA	—
Mass (reference value)	0.60 g

Not recommend for new design

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!
1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials
1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Not recommend for new design

RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc.
450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH
Dornacher Str. 3, D-85622 Feldkirchen, Germany
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

© 2003. Renesas Technology Corp., All rights reserved. Printed in Japan.
Colophon 1.0