

CY7C1262XV18/CY7C1264XV18

36-Mbit QDR[®] II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

Features

- Separate independent read and write data ports
 Supports concurrent transactions
- 450 MHz clock for high bandwidth
- Two-word burst for reducing address bus frequency
- Double Data Rate (DDR) interfaces on both read and write ports (data transferred at 900 MHz) at 450 MHz
- Available in 2.5 clock cycle latency
- Two input clocks (K and K) for precise DDR timing
 SRAM uses rising edges only
- Echo clocks (CQ and CQ) simplify data capture in high speed systems
- Data valid pin (QVLD) to indicate valid data on the output
- Single multiplexed address input bus latches address inputs for both read and write ports
- Separate port selects for depth expansion
- Synchronous internally self-timed writes
- <u>QDR</u>[™]-II+ Xtreme operates with 2.5 cycle read latency when DOFF is asserted HIGH
- Operates similar to QDR-I device with 1 cycle read latency when DOFF is asserted LOW
- Available in x18, and x36 configurations
- Full data coherency, providing most current data
- Core V_{DD} = 1.8 V ± 0.1 V; I/Os V_{DDQ} = 1.4 V to 1.6 V
 □ Supports 1.5 V I/O supply
- HSTL inputs and variable drive HSTL output buffers
- Available in 165-ball FBGA package (13 × 15 × 1.4 mm)
- Offered in Pb-free packages
- JTAG 1149.1 compatible test access port
- Phase-Locked Loop (PLL) for accurate data placement

Configurations

With Read Cycle Latency of 2.5 cycles:

CY7C1262XV18 – 2 M × 18

CY7C1264XV18 - 1 M × 36

Functional Description

The CY7C1262XV18, and CY7C1264XV18 are 1.8 V Synchronous Pipelined SRAMs, equipped with QDR® II+ architecture. Similar to QDR II architecture, QDR II+ architecture consists of two separate ports: the read port and the write port to access the memory array. The read port has dedicated data outputs to support read operations and the write port has dedicated data inputs to support write operations. QDR II+ architecture has separate data inputs and data outputs to completely eliminate the need to "turnaround" the data bus that exists with common I/O devices. Access to each port is through a common address bus. Addresses for read and write addresses are latched on alternate rising edges of the input (K) clock. Accesses to the QDR II+ Xtreme read and write ports are completely independent of one another. To maximize data throughput, both read and write ports are equipped with DDR interfaces. Each address location is associated with two 18-bit words (CY7C1262XV18), or 36-bit words (CY7C1264XV18) that burst sequentially into or out of the device. Because data can be transferred into and out of the device on every rising edge of both input clocks (K and \overline{K}), memory bandwidth is maximized while simplifying system design by eliminating bus "turnarounds".

Depth expansion is accomplished with port selects, which enables each port to operate independently.


All synchronous inputs pass through input registers controlled by the K or \overline{K} input clocks. All data outputs pass through output registers controlled by the K or \overline{K} input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.

Selection Guide


Description	450 MHz	366 MHz	Unit	
Maximum Operating Frequency		450	366	MHz
Maximum Operating Current	× 18	1205	970	mA
	× 36	1445	1165	



Logic Block Diagram – CY7C1262XV18



Logic Block Diagram – CY7C1264XV18





CY7C1262XV18/CY7C1264XV18

Contents

Pin Configuration	4
Pin Definitions	5
Functional Overview	6
Read Operations	6
Write Operations	6
Byte Write Operations	
Concurrent Transactions	7
Depth Expansion	7
Programmable Impedance	7
Echo Clocks	
Valid Data Indicator (QVLD)	7
PLL	
Application Example	8
Truth Table	
Write Cycle Descriptions	9
Write Cycle Descriptions	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port	
Performing a TAP Reset	
TAP Registers	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Electrical Characteristics	
TAP AC Switching Characteristics	
TAP Timing and Test Conditions	
Identification Register Definitions	
Scan Register Sizes	17
Instruction Codes	

Boundary Scan Order	18
Power Up Sequence in QDR II+ Xtreme SRAM	19
Power Up Sequence	
PLL Constraints	
Maximum Ratings	20
Neutron Soft Error Immunity	20
Operating Range	
Electrical Characteristics	
DC Electrical Characteristics	20
AC Electrical Characteristics	21
Capacitance	21
Thermal Resistance	
AC Test Loads and Waveforms	22
Switching Characteristics	23
Switching Waveforms	
Read/Write/Deselect Sequence	24
Ordering Information	25
Ordering Code Definitions	25
Package Diagram	26
Acronyms	27
Document Conventions	
Units of Measures	27
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	29
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	29



Pin Configuration

The pin configurations for CY7C1262XV18, and CY7C1264XV18 follow. $\ensuremath{^{[1]}}$

	CY7C1262XV18 (2 M × 18)										
	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	А	WPS	BWS ₁	ĸ	NC/288M	RPS	А	NC/72M	CQ
В	NC	Q9	D9	А	NC	K	BWS ₀	А	NC	NC	Q8
С	NC	NC	D10	V _{SS}	А	A	A	V_{SS}	NC	Q7	D8
D	NC	D11	Q10	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V_{SS}	NC	NC	D7
E	NC	NC	Q11	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	D5
н	DOFF	V _{REF}	V_{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	V _{DDQ}	V _{REF}	ZQ
J	NC	NC	D14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	Q4	D4
К	NC	NC	Q14	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	Q2
М	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V_{SS}	NC	Q1	D2
Ν	NC	D17	Q16	V _{SS}	А	А	A	V_{SS}	NC	NC	D1
Р	NC	NC	Q17	А	А	QVLD	A	А	NC	D0	Q0
R	TDO	ТСК	А	А	А	NC	А	А	А	TMS	TDI

Figure 1. 165-ball FBGA (13 × 15 × 1.4 mm) pinout

CY7C1264XV18 (1 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/288M	NC/72M	WPS	BWS ₂	ĸ	BWS ₁	RPS	А	NC/144M	CQ
В	Q27	Q18	D18	А	BWS ₃	К	BWS ₀	А	D17	Q17	Q8
С	D27	Q28	D19	V_{SS}	А	А	А	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q13	D13	D5
Н	DOFF	V _{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V _{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D12	Q4	D4
К	Q32	D32	Q23	V_{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	D11	Q11	Q2
м	D33	Q34	D25	V_{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	D10	Q1	D2
N	D34	D26	Q25	V_{SS}	А	А	Α	V _{SS}	Q10	D9	D1
Р	Q35	D35	Q26	А	А	QVLD	A	A	Q9	D0	Q0
R	TDO	TCK	А	А	А	NC	Α	Α	А	TMS	TDI

Note

1. NC/72M, NC/144M and NC/288M are not connected to the die and can be tied to any voltage level.



Pin Definitions

Pin Name	I/Os	Pin Description
D _[x:0]	Input- Synchronous	Data Input Signals. Sampled on the rising edge of K and \overline{K} clocks during valid write operations. CY7C1262XV18 – D _[17:0] CY7C1264XV18 – D _[35:0]
WPS	Input- Synchronous	Write Port Select – Active LOW. Sampled on the rising edge of the K clock. When asserted active, a write operation is initiated. Deasserting deselects the write port. Deselecting the write port ignores $D_{[x:0]}$.
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	Byte Write Select 0, 1, 2 and 3 – Active LOW. Sampled on the rising edge of the K and \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered. CY7C1262XV18 – BWS ₀ controls D _[8:0] and BWS ₁ controls D _[17:9] . CY7C1264XV18 – BWS ₀ controls D _[8:0] , BWS ₁ controls D _[17:9] , BWS ₂ controls D _[26:18] and BWS ₃ controls D _[35:27] . All the Byte Write Selects are sampled on the same edge as the data. Deselecting a Byte Write Select ignores the corresponding byte of data and it is not written into the device.
A	Input- Synchronous	Address Inputs . Sampled on the rising edge of the K (read address) and \overline{K} (write address) clocks during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2 M × 18 (2 arrays each of 1 M × 18) for CY7C1262XV18, and 1 M × 36 (2 arrays each of 512 K × 36) for CY7C1264XV18. Therefore, only 20 address inputs for CY7C1262XV18, and 19 address inputs for CY7C1264XV18. These inputs are ignored when the appropriate port is deselected. The address pins (A) can be assigned any bit order.
Q _[x:0]	Output- Synchronous	Data Output Signals . These pins drive out the requested data during a read operation. Valid data is driven out on the rising edge of the K and K clocks during read operations. When the read port is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C1262XV18 - $Q_{[17:0]}$ CY7C1264XV18 - $Q_{[35:0]}$
RPS	Input- Synchronous	Read Port Select – Active LOW . Sampled on the rising edge of positive input clock (K). When active, a read operation is initiated. Deasserting deselects the read port. When deselected, the pending access is allowed to complete and the output drivers are automatically tristated following the next rising edge of the K clock. Each read access consists of a burst of two sequential transfers.
QVLD	Valid output indicator	Valid Output Indicator . The Q Valid indicates valid output data. QVLD is edge aligned with CQ and \overline{CQ} .
К	Input Clock	Positive Input Clock Input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$. All accesses are initiated on the rising edge of K.
ĸ	Input Clock	Negative Input Clock Input . \overline{K} is used to capture synchronous inputs being presented to the device and to drive out data through $Q_{[x:0]}$.
CQ	Echo Clock	Synchronous Echo Clock Outputs . This is a free running clock and is synchronized to the input clock (K) of the QDR II+ Xtreme. The timing for the echo clocks is shown in the Switching Characteristics on page 23.
CQ	Echo Clock	Synchronous Echo Clock Outputs . This is a free running clock and is synchronized to the input clock (K) of the QDR II+ Xtreme. The timing for the echo clocks is shown in the Switching Characteristics on page 23.
ZQ	Input	Output Impedance Matching Input . This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 × RQ, where RQ is a resistor connected between ZQ and ground. Alternatively, connect this pin directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
DOFF	Input	PLL Turn Off – Active LOW . Connecting this pin to ground turns off the PLL inside the device. The timing in the operation with the PLL turned off differs from those listed in this data sheet. For normal operation, connect this pin to a pull up through a 10 k Ω or less pull up resistor. The device behaves in QDR-I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with QDR-I timing.



Pin Definitions (continued)

Pin Name	I/Os	Pin Description
TDO	Output	TDO Pin for JTAG
тск	Input	TCK Pin for JTAG
TDI	Input	TDI Pin for JTAG
TMS	Input	TMS Pin for JTAG
NC	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/72M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	Input	Not Connected to the Die. Can be tied to any voltage level.
V _{REF}	Input- Reference	Reference Voltage Input . Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V _{DD}	Power Supply	Power Supply Inputs to the Core of the Device.
V _{SS}	Ground	Ground for the Device
V _{DDQ}	Power Supply	Power Supply Inputs for the Outputs of the Device

Functional Overview

The CY7C1262XV18, and CY7C1264XV18 are synchronous pipelined Burst SRAMs equipped with a read port and a write port. The read port is dedicated to read operations and the write port is dedicated to write operations. Data flows into the SRAM through the write port and flows out through the read port. These devices multiplex the address inputs to minimize the number of address pins required. By having separate read and write ports, the QDR II+ Xtreme completely eliminates the need to "turn around" the data bus and avoids any possible data contention, thereby simplifying system design. Each access consists of two 18-bit data transfers in the case of CY7C1264XV18 in one clock cycle.

These <u>devices</u> operate with a read latency of two and half cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V_{SS} then the device behaves in QDR-I mode with a read latency of one clock cycle.

Accesses for both ports are initiated on the rising edge of the positive input clock (K). All synchronous input and output timing are referenced from the rising edge of the input clocks (K and K).

All synchronous data inputs $(D_{[x:0]})$ pass through input registers controlled by the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ pass through output registers controlled by the rising edge of the input clocks (K and K) as well.

All synchronous control (\overline{RPS} , \overline{WPS} , $\overline{BWS}_{[x:0]}$) inputs pass through input registers controlled by the rising edge of the input clocks (K and K).

CY7C1262XV18 is described in the following sections. The same basic descriptions apply to CY7C1264XV18.

Read Operations

The CY7C1262XV18 is organized internally as two arrays of $1 \text{ M} \times 18$. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting

RPS active at the rising edge of the positive input clock (K). The address is latched on the rising edge of the K clock. The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding lowest order 18-bit word of data is driven onto the $Q_{[17:0]}$ using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the $Q_{[17:0]}$.

When the read port is deselected, the CY7C1262XV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the outputs following the next rising edge of the negative input clock (\vec{K}). This enables for a seamless transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting $\overline{\text{WPS}}$ active at the rising edge of the positive input clock (K). On the same K clock rise the data presented to $D_{[17:0]}$ is latched and stored into the lower 18-bit write data register, provided $\overline{\text{BWS}}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock ($\overline{\text{K}}$), the address is latched and the information presented to $D_{[17:0]}$ is also stored into the write data register, provided $\overline{\text{BWS}}_{[1:0]}$ are both asserted active. The 36 bits of data are then written into the memory array at the specified location.

When deselected, the write port ignores all inputs after the pending write operations have been completed.

Byte Write Operations

Byte write operations are supported by the CY7C1262XV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS_0 and BWS_1 , which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to



simplify read, modify, or write operations to a byte write operation.

Concurrent Transactions

The read and write ports on the CY7C1262XV18 operate completely independently of one another. As each port latches the address inputs on different clock edges, the user can read or write to any location, regardless of the transaction on the other port. The user can start reads and writes in the same clock cycle. If the ports access the same location at the same time, the SRAM delivers the most recent information associated with the specified address location. This includes forwarding data from a write cycle that was initiated on the previous K clock rise.

Depth Expansion

The CY7C1262XV18 has a port select input for each port. This enables for easy depth expansion. Both port selects are sampled on the rising edge of the positive input clock only (K). Each port select input can deselect the specified port. Deselecting a port does not affect the other port. All pending transactions (read and write) are completed before the device is deselected.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to enable the SRAM to adjust its output driver impedance. The value of RQ must be 5 × the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of ±15% is between 175 Ω and 350 Ω , with V_{DDQ} = 1.5 V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the QDR II+ Xtreme to simplify data capture on high speed systems. Two echo clocks are generated by the QDR II+ Xtreme. CQ is referenced with respect to K and CQ is referenced with respect to K. These are free running clocks and are synchronized to the input clock of the QDR II+ Xtreme. The timing for the echo clocks is shown in Switching Characteristics on page 23.

Valid Data Indicator (QVLD)

QVLD is provided on the QDR II+ Xtreme to simplify data capture on high speed systems. The QVLD is generated by the QDR II+ Xtreme device along with data output. This signal is also edge-aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

PLL

These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power up, when the DOFF is tied HIGH, the PLL is locked after 100 μ s of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and K for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 100 μ s after a stable clock is presented. The PLL may be disabled by applying ground to the DOFF pin. When the PLL is turned off, the device behaves in QDR-I mode (with one cycle latency and a longer access time). For information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+/DDRII+*.



Application Example

Figure 2 shows two QDR II+ Xtreme SRAMs used in an application.




Figure 2. Application Example

R = 50ohms, Vt = V_{DDQ}/2



Truth Table

The truth table for CY7C1262XV18, and CY7C1264XV18 follows. ^[2, 3, 4, 5, 6, 7, 8]

Operation	К	RPS	WPS	DQ	DQ
Write Cycle: Load address on the rising edge of \overline{K} ; input write data on K and K rising edges.	L-H	Х	L	D(A) at K(t) ↑	D(A + 1) at K(t) ↑
Read Cycle: (2.5 cycle Latency) Load address on the rising edge of K; wait two and half cycles; read data on K and K rising edges.	L–H	L	Х	Q(A) at K(t + 2) ↑	Q(A + 1) at K(t + 3) ↑
NOP: No Operation	L–H	Н	• •	D = X Q = High Z	D = X Q = High Z
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State


Write Cycle Descriptions

The write cycle description table for CY7C1262XV18 follows. ^[2, 8]

BWS ₀	BWS ₁	κ	ĸ	Comments
L	L	L–H	Ι	During the data portion of a write sequence: CY7C1262XV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	Ι	L–H	During the data portion of a write sequence: CY7C1262XV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	H	L–H	Ι	During the data portion of a write sequence: CY7C1262XV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	-	L–H	During the data portion of a write sequence: CY7C1262XV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
н	L	L–H	-	During the data portion of a write sequence: CY7C1262XV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
н	L	-	L–H	During the data portion of a write sequence: CY7C1262XV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	-	No data is written into the devices during this portion of a write operation.
Н	Н	-	L–H	No data is written into the devices during this portion of a write operation.

Notes

- 2. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
- 3. Device powers up deselected with the outputs in a tristate condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the internal address sequence in the burst. 4.
- 5. "t" represents the cycle at which a Read/Write operation is started. t + 1, and t + 2 are the first, and second clock cycles respectively succeeding the "t" clock cycle.
- 6. Data inputs are registered at K and K rising edges. Data outputs are delivered on K and K rising edges as well.
- 7. It is recommended that K = K = HIGH when clock is stopped. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically. 8. Is based on a write cycle that was initiated in accordance with Truth Table. BWS_0 , BWS_1 , BWS_2 and BWS_3 can be altered on different portions of a write cycle, as long
- as the setup and hold requirements are achieved.





Write Cycle Descriptions

The write cycle description table for CY7C1264XV18 follows. ^[9, 10]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	Κ	ĸ	Comments
L	L	L	L	L–H	Ι	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	L	L	L	Ι	L–H	During the data portion of a write sequence, all four bytes $(D_{[35:0]})$ are written into the device.
L	Н	Η	H	L–H	Ι	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	Η	H	Ι	L–H	During the data portion of a write sequence, only the lower byte ($D_{[8:0]}$) is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	H	H	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	H	Т	Ι	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Т	Ι	L–H	During the data portion of a write sequence, only the byte ($D_{[26:18]}$) is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	Ι	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	-	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	_	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	-	L–H	No data is written into the device during this portion of a write operation.

Notes
9. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑represents rising edge.
10. Is based on a write cycle that was initiated in accordance with Truth Table. BWS₀, BWS₁, BWS₂ and BWS₃ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8 V I/Os logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port

Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 17). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a high Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 14. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The section Boundary Scan Order on page 18 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.


Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.





IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate", is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is pre-set LOW to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.


Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




TAP Controller State Diagram

The state diagram for the TAP controller follows. ^[11]





TAP Controller Block Diagram



TAP Electrical Characteristics

Over the Operating Range

Parameter [12, 13, 14]	Description	Test Conditions	Min	Мах	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = –2.0 mA	1.4	-	V
V _{OH2}	Output HIGH Voltage	I _{OH} = –100 μA	1.6	-	V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA	-	0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA	-	0.2	V
V _{IH}	Input HIGH Voltage	_	$0.65 \times V_{DD}$	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage	-	-0.3	$0.35 \times V_{DD}$	V
Ι _X	Input and Output Load Current	$GND \le V_I \le V_{DD}$	-5	5	μA

Notes

- 12. These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the Electrical Characteristics on page 20.
- 13. Overshoot: $V_{IH(AC)} \le V_{DD} + 0.35$ V (Pulse width less than $t_{TCYC}/2$), Undershoot: $V_{IL(AC)} > -0.3$ V (Pulse width less than $t_{TCYC}/2$). 14. All Voltage referenced to Ground.



TAP AC Switching Characteristics

Over the Operating Range

Parameter [15, 16	Description	Min	Max	Unit
t _{TCYC}	TCK Clock Cycle Time	50	_	ns
t _{TF}	TCK Clock Frequency	-	20	MHz
t _{TH}	TCK Clock HIGH	20	_	ns
t _{TL}	TCK Clock LOW	20	_	ns
Setup Times	•	·		
t _{TMSS}	TMS Setup to TCK Clock Rise	5	_	ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5	-	ns
t _{CS}	Capture Setup to TCK Rise	5	_	ns
Hold Times				
t _{TMSH}	TMS Hold after TCK Clock Rise	5	_	ns
t _{TDIH}	TDI Hold after Clock Rise	5	-	ns
t _{CH}	Capture Hold after Clock Rise	5	-	ns
Output Times	•	·		
t _{TDOV}	TCK Clock LOW to TDO Valid	-	10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0	-	ns


Notes


15. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register. 16. Test conditions are specified using the load in TAP AC Test Conditions. t_R/t_F = 1 V/ns.



TAP Timing and Test Conditions

Figure 3 shows the TAP timing and test conditions. ^[17]







Identification Register Definitions


Instruction Field	Va	Description	
	CY7C1262XV18	CY7C1264XV18	 Description
Revision Number (31:29)	000	000	Version number.
Cypress Device ID (28:12)	1101001000010100	11010010000100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	Indicates the presence of an ID register.

Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.





Boundary Scan Order

Bit #	Bump ID						
0	6R	28	10G	56	6A	84	1J
1	6P	29	9G	57	5B	85	2J
2	6N	30	11F	58	5A	86	3K
3	7P	31	11G	59	4A	87	3J
4	7N	32	9F	60	5C	88	2K
5	7R	33	10F	61	4B	89	1K
6	8R	34	11E	62	3A	90	2L
7	8P	35	10E	63	2A	91	3L
8	9R	36	10D	64	1A	92	1M
9	11P	37	9E	65	2B	93	1L
10	10P	38	10C	66	3B	94	3N
11	10N	39	11D	67	1C	95	3M
12	9P	40	9C	68	1B	96	1N
13	10M	41	9D	69	3D	97	2M
14	11N	42	11B	70	3C	98	3P
15	9M	43	11C	71	1D	99	2N
16	9N	44	9B	72	2C	100	2P
17	11L	45	10B	73	3E	101	1P
18	11M	46	11A	74	2D	102	3R
19	9L	47	10A	75	2E	103	4R
20	10L	48	9A	76	1E	104	4P
21	11K	49	8B	77	2F	105	5P
22	10K	50	7C	78	3F	106	5N
23	9J	51	6C	79	1G	107	5R
24	9K	52	8A	80	1F	108	Internal
25	10J	53	7A	81	3G		•
26	11J	54	7B	82	2G		
27	11H	55	6B	83	1H		



Power Up Sequence in QDR II+ Xtreme SRAM

QDR II+ Xtreme SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

Power Up Sequence

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
- □ Apply V_{DD} before V_{DDQ}.
 □ Apply V_{DDQ} before V_{REF} or at the same time as V_{REF}.
 □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 100 μs to lock the PLL.

PLL Constraints

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t_{KC Var}
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 100 µs of stable clock to relock to the desired clock frequency.





Figure 4. Power Up Waveforms





Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65 °C to +150 °C
Supply Voltage on V_{DD} Relative to GND $$ –0.5 V to +2.9 V $$
Supply Voltage on V_{DDQ} Relative to GND $-\!0.5$ V to $+V_{DD}$
DC Applied to Outputs in High Z \dots -0.5 V to V _{DDQ} + 0.3 V
DC Input Voltage ^[18] –0.5 V to V_{DD} + 0.3 V
Current into Outputs (LOW)20 mA
Static Discharge Voltage
(MIL-STD-883, M. 3015)> 2001V
Latch up Current> 200 mA
Maximum Junction Temperature 125 °C

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit			
LSBU	Logical Single-Bit Upsets	25 °C	260	271	FIT/ Mb			
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb			
SEL	Single Event Latchup	85 °C	0	0.1	FIT/ Dev			
statistical χ ² , 95%	* No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial							

Operating Range

Range	Ambient Temperature (T _A)	V_{DD} ^[19]	V_{DDQ} ^[19]
Commercial	0 °C to +70 °C	1.8 ± 0.1 V	1.4 V to 1.6 V
Industrial	–40 °C to +85 °C		

Electrical Characteristics

Over the Operating Range

DC Electrical Characteristics

Over the Operating Range

Parameter ^[20]	Description	Test Con	ditions		Min	Тур	Max	Unit
V _{DD}	Power Supply Voltage				1.7	1.8	1.9	V
V _{DDQ}	I/Os Supply Voltage					1.5	1.6	V
V _{OH}	Output HIGH Voltage	Note 21			$V_{DDQ}/2 - 0.12$	_	V _{DDQ} /2 + 0.12	V
V _{OL}	Output LOW Voltage	Note 22			$V_{DDQ}/2 - 0.12$	_	V _{DDQ} /2 + 0.12	V
V _{OH(LOW)}	Output HIGH Voltage	I _{OH} = -0.1 mA, Nominal Impedance			V _{DDQ} - 0.2	-	V _{DDQ}	V
V _{OL(LOW)}	Output LOW Voltage	I _{OL} = 0.1 mA, Nominal Impedance		V _{SS}	_	0.2	V	
V _{IH}	Input HIGH Voltage				V _{REF} + 0.1	_	V _{DDQ} + 0.15	V
V _{IL}	Input LOW Voltage				-0.15	_	V _{REF} – 0.1	V
I _X	Input Leakage Current	$GND \leq V_I \leq V_{DDQ}$			-2	_	2	μA
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}, Ou$	tput Disable	d	-2	_	2	μA
V _{REF}	Input Reference Voltage	Typical Value = 0.75 \	/		0.68	0.75	0.86	V
I _{DD} ^[23]	V _{DD} Operating Supply	V _{DD} = Max,	450 MHz	(× 18)	_	-	1205	mA
		$I_{OUT} = 0 \text{ mA},$ f = f = 1/touco		(× 36)	_	-	1445	
		$f = f_{MAX} = 1/t_{CYC}$	366 MHz	(× 18)	_	_	970	mA
				(× 36)	_	-	1165	

Notes

18. Overshoot: $V_{IH(AC)} \le V_{DDQ} + 0.35 V$ (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} \ge -0.3 V$ (Pulse width less than $t_{CYC}/2$). 19. Power up: Assumes a linear ramp from 0 V to $V_{DD(min)}$ within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.

20. All Voltage referenced to Ground.

^{21.} Output are impedance controlled. $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$ for values of 175 ohms $\le RQ \le 350$ ohms. 22. Output are impedance controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of 175 ohms $\le RQ \le 350$ ohms. 23. The operation current is calculated with 50% read cycle and 50% write cycle.



Electrical Characteristics (continued)

Over the Operating Range

DC Electrical Characteristics (continued)

Over the Operating Range

Parameter ^[20]	Description	Test Conditions		Min	Тур	Max	Unit	
I _{SB1}		- DD,	450 MHz	(× 18)	_	_	1205	mA
		Both Ports Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$		(× 36)	-	-	1445	
		$f = f_{MAX} = 1/t_{CYC},$	366 MHz	(× 18)	-	-	970	mA
		Inputs Static		(× 36)	_	_	1165	

AC Electrical Characteristics

Over the Operating Range

Parameter [24]	Description	Test Conditions	Min	Тур	Мах	Unit
V _{IH}	Input HIGH Voltage		V _{REF} + 0.2	-	V _{DDQ} + 0.24	V
V _{IL}	Input LOW Voltage		-0.24	-	V _{REF} – 0.2	V

Capacitance

Parameter ^[25]	Description	Test Conditions	Мах	Unit
C _{IN}	Input Capacitance	T _A = 25 °C, f = 1 MHz, V _{DD} = 1.8 V, V _{DDQ} = 1.5 V	4	pF
C _O	Output Capacitance		4	pF

Thermal Resistance

Parameter ^[25]	Description	Test Conditions	165-ball FBGA Package	Unit
Θ_{JA}		Test conditions follow standard test With Still Air (0 m/s) methods and procedures for measuring	14.84	°C/W
Θ ^{JC}	The was all we all the man	thermal impedance, in accordance with EIA/JESD51.	5.1	°C/W


Notes

24. Overshoot: $V_{IH(AC)} \le V_{DDQ} + 0.35$ V (Pulse width less than $t_{CYC}/2$), Undershoot: $V_{IL(AC)} > -0.3$ V (Pulse width less than $t_{CYC}/2$). 25. Tested initially and after any design or process change that may affect these parameters.



AC Test Loads and Waveforms

Figure 5. AC Test Loads and Waveforms



Note

26. Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω, V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5.



Switching Characteristics

Over the Operating Range

Parameters ^[27, 28]				450 MHz		366 MHz	
Cypress Parameter	Consortium Parameter	Description		Max	Min	Max	Unit
t _{POWER}		V _{DD} (Typical) to the First Access ^[29]		_	1	_	ms
t _{CYC}	t _{KHKH}	K Clock Cycle Time	2.2	8.4	2.73	8.4	ns
t _{KH}	t _{KHKL}	Input Clock (K/K) HIGH	0.4	_	0.4	_	ns
t _{KL}	t _{KLKH}	Input Clock (K/K) LOW	0.4	_	0.4	-	ns
t _{KHK} H	^t кн к н	K Clock Rise to \overline{K} Clock Rise (rising edge to rising edge)	0.94	_	1.16	_	ns
Setup Times	5	· · · · ·			•		
t _{SA}	t _{AVKH}	Address Setup to K Clock Rise	0.275	_	0.4	_	ns
t _{SC}	t _{IVKH}	Control Setup to K Clock Rise (RPS, WPS)	0.275	_	0.4	_	ns
t _{SCDDR}	t _{IVKH}	$\frac{\text{DDR}}{\text{BWS}_2}, \frac{\text{Control}}{\text{BWS}_3} \text{ Setup to Clock (K/K) Rise (BWS_0, BWS_1, BWS_2, BWS_3)}$	0.275	_	0.4	_	ns
t _{SD}	t _{DVKH}	D _[X:0] Setup to Clock (K/K) Rise	0.275	_	0.4	-	ns
Hold Times				1			
t _{HA}	t _{KHAX}	Address Hold after K Clock Rise	0.275	_	0.4	_	ns
t _{HC}	t _{KHIX}	Control Hold after K Clock Rise (RPS, WPS)	0.275	_	0.4	_	ns
t _{HCDDR}	t _{KHIX}	$\frac{\text{DDR}}{\text{BWS}_2} \stackrel{\text{Control}}{\text{BWS}_3} \text{Hold after Clock (K/\overline{K}) Rise (\overline{\text{BWS}}_0, \overline{\text{BWS}}_1, \overline{\text{BWS}}_2, \overline{\text{BWS}}_3)$	0.275	-	0.4	-	ns
t _{HD}	t _{KHDX}	D _[X:0] Hold after Clock (K/K) Rise	0.275	_	0.4	-	ns
Output Time	S						
t _{CCQO}	t _{CHCQV}	K/K Clock Rise to Echo Clock Valid	_	0.45	-	0.45	ns
t _{CQOH}	t _{CHCQX}	Echo Clock Hold after K/K Clock Rise	-0.45	_	-0.45	-	ns
t _{CQD}	t _{CQHQV}	Echo Clock High to Data Valid	_	0.13	_	0.15	ns
t _{CQDOH}	t _{CQHQX}	Echo Clock High to Data Invalid	-0.13	_	-0.15	-	ns
t _{CQH}	t _{CQHCQL}	Output Clock (CQ/CQ) HIGH [30]	1.02	_	1.285	-	ns
t _{CQH} CQH	t _{CQH} CQH	CQ Clock Rise to \overline{CQ} Clock Rise (rising edge to rising edge) ^[30]	1.02	-	1.285	-	ns
t _{CHZ}	t _{CHQZ}	Clock (K/K) Rise to High Z (Active to High Z) [31, 32]		0.45	_	0.45	ns
t _{CLZ}	t _{CHQX1}	Clock (K/\overline{K}) Rise to Low Z ^[31, 32]	-0.45	-	-0.45	-	ns
t _{QVLD}	t _{CQHQVLD}	Echo Clock High to QVLD Valid [33]	-0.15	0.15	-0.20	0.20	ns
PLL Timing							
t _{KC Var}	t _{KC Var}	Clock Phase Jitter	_	0.15	-	0.15	ns
t _{KC lock}	t _{KC lock}	PLL Lock Time (K)	100	-	100	-	μS
t _{KC Reset}	t _{KC Reset}	K Static to PLL Reset ^[34]	30	_	30	_	ns

Notes

31. t_{CHZ}, t_{CLZ}, are specified with a load capacitance of 5 pF as in part (b) of Figure 5 on page 22. Transition is measured ± 100 mV from steady state voltage.

32. At any voltage and temperature t_{CHZ} is less than t_{CLZ} . 33. t_{QVLD} spec is applicable for both rising and falling edges of QVLD signal. 34. Hold to $>V_{IH}$ or $<V_{IL}$.


^{27.} Unless otherwise noted, test conditions are based on signal transition time of 2 V/ns, timing reference levels of 0.75 V, Vref = 0.75 V, RQ = 250 Ω , V_{DDQ} = 1.5 V, input pulse levels of 0.25 V to 1.25 V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of Figure 5 on page 22. 28. When a part with a maximum frequency above 366 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being

operated and outputs data with the output timings of that frequency range.

^{29.} This part has a voltage regulator internally; t_{OWER} is the time that the power must be supplied above V_{DD} minimum initially before initiating a read or write operation. 30. These parameters are extrapolated from the input timing parameters ($t_{CYC}/2 = 80$ ps, where 80 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.



Switching Waveforms



Notes

35. Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

- 36. Outputs are disabled (High Z) one clock cycle after a NOP.
- 37. In this example, if address A0 = A1, then data Q00 = D10 and Q01 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.




Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
450	CY7C1262XV18-450BZXC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	Commercial
	CY7C1264XV18-450BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	
	CY7C1264XV18-450BZXI		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	Industrial
366	CY7C1262XV18-366BZXC	51-85180	165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	Commercial
	CY7C1264XV18-366BZXC		165-ball FBGA (13 × 15 × 1.4 mm) Pb-free	


Ordering Code Definitions






Package Diagram

Figure 7. 165-ball FBGA (13 × 15 × 1.4 mm) BB165D/BW165D (0.5 Ball Diameter) Package Outline, 51-85180





NDTES : SOLDER PAD TYPE : NON-SOLDER MASK DEFINED (NSMD) JEDEC REFERENCE : MO-216 / ISSUE E PACKAGE CODE : BB0AC/BW0AC PACKAGE WEIGHT : SEE CYPRESS PACKAGE MATERIAL DECLARATION DATASHEET (PMDD) POSTED ON THE CYPRESS WEB.

51-85180 *F



Acronyms

Acronym	Description
DDR	Double Data Rate
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
HSTL	High Speed Transceiver Logic
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LMBU	Logical Multi-Bit Upsets
LSB	Least Significant Bit
LSBU	Logical Single-Bit Upsets
MSB	Most Significant Bit
PLL	Phase Locked Loop
QDR	Quad Data Rate
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TAP	Test Access Port
ТСК	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select

Document Conventions

Units of Measures

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ms	millisecond			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
ps	picosecond			
V	volt			
W	watt			



Document History Page

Document Title: CY7C1262XV18/CY7C1264XV18, 36-Mbit QDR[®] II+ Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Document Number: 001-70327

Rev.	ECN	Submission Date	Orig. of Change	Description of Change
**	3377025	09/20/2011	VIDB	New data sheet.
*A	3532213	02/22/2012	Prit / Gopa	Changed status from Preliminary to Final.
*В	3774109	10/11/2012	PRIT	Updated Application Example (Updated Figure 2). Updated TAP Electrical Characteristics (Updated Note 13). Updated TAP AC Switching Characteristics (Updated Note 16). Updated TAP Timing and Test Conditions (Updated Note 17 and updated Figure 3). Updated Thermal Resistance (Changed value of Θ_{JA} parameter from 26.64 °C/W to 14.84 °C/W for 165-ball FBGA Package, changed value of Θ_{JC} parameter from 4.31 °C/W to 5.1 °C/W for 165-ball FBGA Package). Updated Package Diagram (spec 51-85180 (Changed revision from *E to *F))
*C	4283422	02/17/2014	PRIT	Updated Operating Range: Included Industrial Temperature Range related information. Updated Ordering Information (Updated part numbers). Updated in new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2011-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-70327 Rev. *C

Revised February 17, 2014

Page 29 of 29

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All products and company names mentioned in this document may be the trademarks of their respective holders.