# BLP8G10S-45P; BLP8G10S-45PG

**Power LDMOS transistor** 

Rev. 1 — 25 July 2013

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

The BLP8G10S-45P and BLP8G10S-45PG are dual path, 45 W LDMOS power transistors for base station applications at frequencies from 700 MHz to 1000 MHz.

Table 1. Application performance

Typical RF performance at  $T_{case}$  = 25 °C;  $I_{Dq}$  = 224 mA in common source class-AB production circuit.

Test signal	f	$V_{DS}$	$P_{L(AV)}$	$G_p$	$\eta_{D}$	ACPR
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	960	28	2.5	20.8	19.8	–49 <u>[1]</u>

<sup>[1]</sup> Test signal: 3GPP; test model 1; 64 DPCH; PAR = 8.4 dB at 0.01% probability on CCDF; carrier spacing = 5 MHz; per section unless otherwise specified.

#### 1.2 Features and benefits

- High efficiency
- Excellent ruggedness
- Designed for broadband operation (700 MHz to 1000 MHz)
- Excellent thermal stability
- High power gain
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

#### 1.3 Applications

- W-CDMA
- LTE
- GSM




## 2. Pinning information


Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol
BLP8	G10S-45P (SOT1223-1)		
1	drain 1	4	,
2	drain 2	4 3	
3	gate 2		4
4	gate 1	pin 1 index	5
5	source [1]	1 2	3 — — — — — — — — — — — — — — — — — — —
			aaa-007625

#### BLP8G10S-45PG (SOT1224-1)

1	drain 1	
2	drain 2	
3	gate 2	
4	gate 1	
5	source	[1]





[1] Connected to flange.

## 3. Ordering information

Table 3. Ordering information

Type number	Package	Package				
	Name	Description	Version			
BLP8G10S-45P	HSOP4F	plastic, heatsink small outline package; 4 leads (flat)	SOT1223-1			
BLP8G10S-45PG	HSOP4	plastic, heatsink small outline package; 4 leads	SOT1224-1			

## 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Min	Max	Unit
$V_{DS}$	drain-source voltage	-	65	V
$V_{GS}$	gate-source voltage	-0.5	+13	V
T <sub>stg</sub>	storage temperature	-65	+150	°C
Tj	junction temperature	<u>[1]</u> _	225	°C
T <sub>case</sub>	case temperature	<u>[1]</u> _	150	°C

<sup>[1]</sup> Continuous use at maximum temperature will affect the reliability.

BLP8G10S-45P\_8G10S-45PG

All information provided in this document is subject to legal disclaimers.

#### 5. Thermal characteristics

#### Table 5. Thermal characteristics

Values specified for entire device.

Symbol	Parameter	Conditions	Тур	Unit
R <sub>th(j-case)</sub>	thermal resistance from junction to case	$T_{case} = 85  ^{\circ}C;  P_{L} = 5  W$	0.85	K/W

#### 6. Characteristics

#### Table 6. DC characteristics

 $T_{case} = 25$  °C; per section unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.4 \text{ mA}$	65	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 40 \text{ mA}$	1.5	1.9	2.3	V
I <sub>DSS</sub>	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$	-	-	1.4	μΑ
I <sub>DSX</sub>	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	-	7.3	-	Α
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	140	nΑ
9 <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; I_D = 2 \text{ A}$	-	3.0	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{DS} = 10 \text{ V}; I_D = 1.4 \text{ A}$ $V_{GS} = V_{GS(th)} + 3.75 \text{ V}$	-	500	-	mΩ

#### Table 7. RF characteristics

Test signal: 2-carrier W-CDMA; PAR 8.4 dB at 0.01 % probability on CCDF; 3GPP test model 1; 1-64 DPCH;  $f_1 = 952.5$  MHz;  $f_2 = 957.5$  MHz; RF performance at  $V_{DS} = 28$  V;  $I_{Dq} = 224$  mA;  $T_{case} = 25$  °C; per section in a class-AB production circuit unless otherwise specified.

0400	• •			•		
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Gp	power gain	$P_{L} = 2.5 \text{ W}$	20	20.8	-	dB
RLin	input return loss	$P_{L} = 2.5 \text{ W}$	-	-18	-9	dB
$\eta_{D}$	drain efficiency	$P_{L} = 2.5 \text{ W}$	18	19.8	-	%
ACPR	adjacent channel power ratio	$P_{L} = 2.5 \text{ W}$	-	-49	-43	dBc

#### 7. Test information

#### 7.1 Ruggedness in class-AB operation

The BLP8G10S-45P and BLP8G10S-45PG are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS} = 28 \text{ V}$ ;  $I_{Dq} = 224 \text{ mA}$ ;  $P_L = 25 \text{ W}$ ; f = 728 MHz.

## 7.2 Impedance information


Table 8. Typical impedance BLP8G10S-45P

Measured load-pull data Typical values per section unless otherwise specified

f	Z <sub>S</sub> [1]	Z <sub>L</sub> [1][2]
(MHz)	$(\Omega)$	(Ω)
BLP8G10S-45P		
720	11.6 – j12.9	5.44 + j6.34
746	14.8 – j9.2	4.51 + j6.03
757	15.3 – j4.6	4.23 + j6.15
791	13.3 – j1.6	3.99 + j5.62
820	6.5 – j1.1	3.87 + j5.37
869	5.2 – j2.4	4.25 + j4.49
894	4.4 – j3.0	3.69 + j4.89
925	3.8 – j3.9	3.49 + j4.72
942	3.6 – j4.2	3.06 + j4.46
960	3.6 – j4.7	3.29 + j4.04
BLP8G10S-45PG		
720	13.2 – j7.7	4.34 + j5.10
746	11.8 – j4.6	4.58 + j4.94
757	10.4 – j3.7	4.50 + j5.34
791	9.8 – j2.5	4.19 + j4.87
869	5.0 – j4.0	4.27 + j3.42
881	4.6 – j4.2	3.62 + j3.45
894	4.2 – j4.7	3.77 + j3.29
925	3.8 – j5.6	3.60 + j3.15
942	3.7 – j5.8	3.29 + j2.89
961	3.6 – j6.4	3.36 + j2.47

<sup>[1]</sup>  $Z_S$  and  $Z_L$  defined in Figure 1.

<sup>[2]</sup>  $Z_L$  is selected for maximum efficiency.



#### 7.3 Test circuit





Table 9. List of components

For test circuit see Figure 2.

Component	Description	Value	Remarks
C11, C21, C32, C42	multilayer ceramic chip capacitor	10 μF, 50 V	
C12, C22, C33, C43	multilayer ceramic chip capacitor	1 μF, 50 V	
C13, C23, C34, C44	multilayer ceramic chip capacitor	43 pF	ATC100B
C14, C24, C36, C46	multilayer ceramic chip capacitor	43 pF	ATC100A
C31, C41	electrolytic capacitor	$220~\mu\text{F},63~\text{V}$	
C35, C45	multilayer ceramic chip capacitor	3.3 pF	ATC100B
R11, R21	chip resistor	10 Ω	Multi Comp SMD 1206
S1	socket	-	Johnstech

#### 7.4 Graphical data


#### 7.4.1 2-Carrier W-CDMA



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 224 mA; carrier spacing = 5 MHz;  $f_c$  = 960 MHz

- (1)  $V_{DS} = 24 \text{ V}$
- (2)  $V_{DS} = 28 \text{ V}$
- (3)  $V_{DS} = 32 \text{ V}$


Fig 3. Power gain as a function of output power per section; typical values



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 224 mA; carrier spacing = 5 MHz;  $f_c$  = 960 MHz

- (1)  $V_{DS} = 24 \text{ V}$
- (2)  $V_{DS} = 28 \text{ V}$
- (3)  $V_{DS} = 32 \text{ V}$

Fig 4. Drain efficiency as a function of output power per section; typical values




 $V_{DS}$  = 28 V;  $I_{Dq}$  = 224 mA; carrier spacing = 5 MHz;  $f_c$  = 960 MHz

- (1)  $V_{DS} = 24 \text{ V}$
- (2)  $V_{DS} = 28 \text{ V}$
- (3)  $V_{DS} = 32 \text{ V}$

Fig 5. Adjacent channel power ratio (5 MHz) as a function of output power per section; typical values

BLP8G10S-45P\_8G10S-45PG


All information provided in this document is subject to legal disclaimers.



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 224 mA; carrier spacing = 5 MHz;  $f_{c}$  = 960 MHz

- (1)  $T_{case} = 15 \, ^{\circ}C$
- (2)  $T_{case} = 25 \, ^{\circ}C$
- (3)  $T_{case} = 55 \, ^{\circ}C$
- (4)  $T_{case} = 85 \, ^{\circ}C$


Fig 6. Power gain as a function of output power per section; typical values



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 224 mA; carrier spacing = 5 MHz;  $f_c$  = 960 MHz

- (1)  $T_{case} = 15 \, ^{\circ}C$
- (2)  $T_{case} = 25 \, ^{\circ}C$
- (3)  $T_{case} = 55 \, ^{\circ}C$
- (4)  $T_{case} = 85 \, ^{\circ}C$

Fig 7. Drain efficiency as a function of output power per section; typical values



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 224 mA; carrier spacing = 5 MHz;  $f_c$  = 960 MHz

- (1)  $T_{case} = 15 \, ^{\circ}C$
- (2)  $T_{case} = 25 \, ^{\circ}C$
- (3)  $T_{case} = 55 \, ^{\circ}C$
- (4)  $T_{case} = 85 \, ^{\circ}C$

Fig 8. Adjacent channel power ratio (5 MHz) as a function of output power per section; typical values

## 8. Package outline




Fig 9. Package outline SOT1223-1 (HSOP4F)

BLP8G10S-45P\_8G10S-45PG

All information provided in this document is subject to legal disclaimers.




Fig 10. Package outline SOT1224-1 (HSOP4)

BLP8G10S-45P\_8G10S-45PG

All information provided in this document is subject to legal disclaimers.

## 9. Handling information

#### **CAUTION**



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

#### 10. Abbreviations

Table 10. Abbreviations

Acronym	Description
3GPP	3rd Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
DPCH	Dedicated Physical CHannel
ESD	ElectroStatic Discharge
GSM	Global System for Mobile Communications
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LTE	Long Term Evolution
PAR	Peak-to-Average Ratio
SMD	Surface Mounted Device
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

## 11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLP8G10S-45P_8G10S-45PG v.1	20130725	Product data sheet	-	-

### 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BLP8G10S-45P\_8G10S-45PG

All information provided in this document is subject to legal disclaimers.

## **BLP8G10S-45P**; **BLP8G10S-45PG**

#### **Power LDMOS transistor**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# **BLP8G10S-45P; BLP8G10S-45PG**

**Power LDMOS transistor** 

#### 14. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	
1.3	Applications	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	3
6	Characteristics	3
7	Test information	3
7.1	Ruggedness in class-AB operation	3
7.2	Impedance information	4
7.3	Test circuit	
7.4	Graphical data	
7.4.1	2-Carrier W-CDMA	6
8	Package outline	8
9	Handling information	10
10	Abbreviations	10
11	Revision history	10
12	Legal information	11
12.1	Data sheet status	
12.2	Definitions	11
12.3	Disclaimers	11
12.4	Trademarks	12
13	Contact information	12
14	Contents	13

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

Document identifier: BLP8G10S-45P\_8G10S-45PG