

CMOS 8-bit Single Chip Microcomputer


Description

The CXP819P60 is a CMOS 8-bit micro-computer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, and external signal, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP819P60 provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.

This IC is the PROM-incorporated version of the CXP81960 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.


Features




Structure

Silicon gate CMOS IC


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram

Pin Configuration 1 (Top View) 100-pin QFP package


- Note)**
1. Vpp (Pin 90) is always connected to VDD.
 2. Vss (Pins 41 and 88) are both connected to GND.
 3. MP (Pin 39) is always connected to GND.

Pin Configuration 2 (Top View) 100-pin LQFP package



- Note)**
1. Vpp (Pin 88) is always connected to VDD.
 2. Vss (Pins 39 and 86) are both connected to GND.
 3. MP (Pin 37) is always connected to GND.





Pin Description

Symbol	I/O	Description				
PA0/PPO0 to PA7/PPO7	Output/ Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high precision real time pulse output port. (19 pins)		
PB0/PPO8 to PB7/PPO15	Output/ Real time output	(Port C) 8-bit I/O port, enables to specify I/O by bit unit. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)				
PC0/PPO16 to PC2/PPO18	I/O/ Real time output	I/O/ Real time output	(Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins)	Real time pulse generator (RTG) output. Functions as high precision real time pulse output port. (5 pins)		
PC3/RTO3 to PC7/RTO7	I/O/ Real time output					
PD0 to PD7	I/O	(Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins)				
PE0/INT0	Input/Input	(Port E) 8-bit port. Lower 2 bits are input pins and upper 6 bits are output pins. (8 pins)	Input pin to request external interruption. Active when falling edge.			
PE1/EC/INT2	Input/Input/Input		External event input pin for timer/counter.	Input pin to request external interruption. Active when falling edge.		
PE2/PWM0	Output/Output		PWM output pins. (2 pins)			
PE3/PWM1	Output/Output		DA gate pulse output pins. (4 pins)			
PE4/DAA0	Output/Output					
PE5/DAA1	Output/Output					
PE6/DAB0	Output/Output					
PE7/DAB1	Output/Output					
AN0 to AN3	Input	Analog input pins to A/D converter. (12 pins)				
PF0/AN4 to PF3/AN7	Input/Input	(Port F) Lower 4 bits are input port and upper 4 bits are output port. Lower 4 bits also serve as standby release input pin. (8 pins)				
PF4/AN8 to PF7/AN11	Output/Input					
SCK0	I/O	Serial clock (CH0) I/O pin.				
SO0	Ouput	Serial data (CH0) output pin.				
SI0	Input	Serial data (CH0) input pin.				
CS0	Input	Serial chip select (CH0) input pin.				

Symbol	I/O	Description	
PG0 to PG4	Input	(Port G) 8-bit input port. (8 pins)	7 bit general purpose prescaler input pin.
PG5/PCK			External input pin to FRC capture unit.
PG6/EXI0			
PG7/EXI1			
PH0 to PH7	Output	(Port H) 8-bit output port ; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)	
PI1/RMC	I/O/Input	(Port I) 7-bit I/O port. I/O port can be specified by bit unit. (7 pins)	Remote control receiving circuit input pin.
PI2/PWM	I/O/Output		14-bit PWM output pin.
PI3/TO/ADJ	I/O/Output/Output		Timer/counter, 32kHz oscillation adjustment output pin.
PI4/INT1/ NMI	I/O/Input/Input		Input pin to request external interruption and non-maskable interruption. Active when falling edge.
PI5/SCK1	I/O/I/O		Serial clock (CH1) I/O pin.
PI6/SO1	I/O/Output		Serial data (CH1) output pin.
PI7/SI1	I/O/Input		Serial data (CH1) input pin.
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Function as standby release input can be specified by bit unit. I/O can be specified by bit unit.	
EXTAL	Input	Connecting pin of crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connecting pin of crystal oscillator for 32kHz timer clock. When used as event counter, input to TEX pin and leave TX pin open. (Feedback resistor is not removed.)	
TX	Output		
RST	Input	System reset pin of active "L" level.	
MP	Input	Microprocessor mode input pin. Always connect to GND.	
AV _{DD}		Positive power supply pin of A/D converter.	
AV _{REF}	Input	Reference voltage input pin of A/D converter.	
AV _{ss}		GND pin of A/D converter.	
V _{DD}		Positive power supply pin.	
V _{pp}		Positive power supply pin for built-in PROM writing. Please connect to V _{DD} for normal operation.	
V _{ss}		GND pin. Connect both V _{ss} pins to GND.	

Input/Output Circuit Formats for Pins




Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7 PB0/PPO8 to PB7/PPO15 16 pins	<p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0/PPO16 to PC2/PPO18 PC3/RTO3 to PC7/RTO7 8 pins	<p>(Every bit)</p> <p>Input protection circuit</p>	Hi-Z
PD0 to PD7 8 pins	<p>(Every 4 bits) (PD0 to 3) (PD4 to 7)</p> <p>High current 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 1 pin	 <p>Port E</p> <p>Data bus</p> <p>RD (Port E)</p> <p>Interruption circuit</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PE1/EC/INT2 1 pin	 <p>Port E</p> <p>Data bus</p> <p>RD (Port E)</p> <p>Interruption circuit/ event counter</p> <p>IP</p> <p>Input protection circuit</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	 <p>Port E</p> <p>DA gate output or PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>MPX</p> <p>741</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	 <p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>MPX</p> <p>741</p> <p>Data bus</p> <p>RD (Port E)</p>	H level

Pin	Circuit format	When reset
AN0 to AN3 4 pins	<p style="text-align: center;">Input multiplexer</p> <p>The circuit shows a single input pin connected to an input multiplexer (IP). The output of the IP is connected to an A/D converter. The A/D converter's output is indicated by an arrow pointing to the right.</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p style="text-align: center;">Port F</p> <p style="text-align: center;">Input multiplexer</p> <p>This row is associated with Port F. It shows an input multiplexer (IP) followed by a buffer and a driver. The driver's output is connected to a data bus. The RD (Port F) signal is also shown.</p>	Hi-Z
PF4/AN8 to PF7/AN11 4 pins	<p style="text-align: center;">Port F</p> <p>This row is associated with Port F. It shows a more detailed internal structure. It includes Port F data, Port/AD select logic (using two AND gates and two inverters), and an A/D converter. The RD (Port F) signal is also shown.</p>	Hi-Z
PG0 to PG4 PG5/PCK 6 pins	<p style="text-align: center;">Port G</p> <p style="text-align: center;">Schmitt input</p> <p>This row is associated with Port G. It shows a Schmitt input followed by a buffer and a driver. The driver's output is connected to a data bus. The RD (Port G) signal is also shown. An additional arrow points to PG5: To general purpose prescaler.</p>	Hi-Z
PG6/EXI0 PG7/EXI1 2 pins	<p style="text-align: center;">Port G</p> <p style="text-align: center;">Schmitt input</p> <p>This row is associated with Port G. It shows a Schmitt input followed by a buffer and a driver. The driver's output is connected to both an FRC capture unit and a data bus. The RD (Port G) signal is also shown.</p>	Hi-Z
PH0 to PH7 8 pins	<p style="text-align: center;">Port H</p> <p>This row is associated with Port H. It shows Port H data, a buffer, and a driver. The driver's output is connected to a data bus. The RD (Port H) signal is also shown. The driver has a medium withstand voltage of 12V and a large current of 12mA.</p>	Hi-Z

Pin	Circuit format	When reset
PI2/PWM PI3/TO/ADJ 2 pins	<p>Port I</p> <p>Port I function select</p> <p>PI2: From 14-bit PWM PI3: From timer/counter, 32kHz timer</p> <p>Port I data</p> <p>Port I direction</p> <p>MPX</p> <p>IP</p> <p>Data bus</p> <p>RD (Port I)</p>	Hi-Z
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>Port I data</p> <p>Port I direction</p> <p>MPX</p> <p>IP</p> <p>Data bus</p> <p>RD (Port I)</p> <p>Schmitt input</p> <p>PI1: To remote control circuit PI4: To interruption circuit PI7: To serial CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Port I function select</p> <p>From serial CH1</p> <p>MPX</p> <p>MPX</p> <p>IP</p> <p>Note) (PI5 is schmitt input (PI6 is inverter input)</p> <p>To serial CH1</p> <p>Data bus</p> <p>RD (Port I)</p>	Hi-Z

Pin	Circuit format	When reset
PJ0 to PJ7 8 pins	<p>Port J</p> <p>Port J data</p> <p>Port J direction</p> <p>Data bus</p> <p>RD (Port J)</p> <p>Edge detection</p> <p>Standby release</p> <p>Data bus</p> <p>RD (Port J direction)</p>	Hi-Z
$\overline{CS0}$ SI0 2 pins	<p>Schmitt input</p> <p>IP</p> <p>To SIO</p>	Hi-Z
SO0 1 pin	<p>SO0 from SIO</p> <p>SO0 output enable</p>	Hi-Z
$\overline{SCK0}$ 1 pin	<p>Internal serial clock from SIO</p> <p>SCK0 output enable</p> <p>External serial clock to SIO</p> <p>Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	<p>EXTAL</p> <p>XTAL</p> <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during stop. 	Oscillation

Pin	Circuit format	When reset
TEX TX 2 pins	 <p>32kHz timer counter</p> <ul style="list-style-type: none"> Shows the circuit composition during oscillation. Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX pin outputs "H" level. 	Oscillation
\overline{RST} 1 pin	 <p>Pull-up resistor</p> <p>Schmitt input</p>	L level
MP 1 pin	 <p>IP</p> <p>CPU mode</p>	Hi-Z

Absolute Maximum Ratings

(Vss = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13	V	Incorporated PROM
	A _{VDD}	A _{Vss} to +7.0 ^{*1}	V	
	A _{Vss}	-0.3 to +0.3	V	
Input voltage	V _{IN}	-0.3 to +7.0 ^{*2}	V	
Output voltage	V _{OUT}	-0.3 to +7.0 ^{*2}	V	
Medium withstand output voltage	V _{OUTP}	-0.3 to +15.0	V	PH pin
High level output current	I _{OH}	-5	mA	
High level total output current	ΣI_{OH}	-50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	Other than large current output pins: per pin
	I _{OLC}	20	mA	Large current port pin ^{*3} : per pin
Low level total output current	ΣI_{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	-10 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package type
		380		LQFP package type

^{*1} A_{VDD} and V_{DD} should be set to a same voltage.^{*2} V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.^{*3} The large current operation transistors are the N-CH transistors of the PD and PH ports.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	3.0	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
		2.7	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.7	5.5	V	Guaranteed operation range by TEX clock
		2.0	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	A _{VDD}	3.0	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS schmitt input* ³ and PE0/INT0 pin
			5.5	V	CMOS schmitt input* ⁶
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL pin* ⁴ , * ⁷ and TEX pin* ⁵ , * ⁷
		V _{DD} - 0.2	V _{DD} + 0.2	V	EXTAL pin* ⁴ , * ⁸ and TEX pin* ⁵ , * ⁸
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, * ⁷
		0	0.2V _{DD}	V	*2, * ⁸
	V _{IILS}	0	0.2V _{DD}	V	CMOS schmitt input* ³ and PE0/INT0 pin
	V _{IILEX}	-0.3	0.4	V	EXTAL pin* ⁴ , * ⁷ and TEX pin* ⁵ , * ⁷
		-0.3	0.2	V	EXTAL pin* ⁴ , * ⁸ and TEX pin* ⁵ , * ⁸
Operating temperature	To _{pr}	-10	+75	°C	

*1 A_{VDD} and V_{DD} should be set to a same voltage.

*2 Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

*3 Each pin of SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

*4 It specifies only when the external clock is input.

*5 It specifies only when the external event count clock is input.

*6 Each pin of CS0, SI0, and PG.

*7 In case of 4.5 to 5.5V supply voltage (V_{DD}).*8 In case of 3.0 to 3.6V supply voltage (V_{DD}).

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to $5.5V$)

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (Vol only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	PD, PH	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IH} = 5.5V	0.1		10	μA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	μA
	I _{ILR}	RST		-1.5		-400	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	μA
Open drain output leakage current (N-CH Tr OFF in state)	I _{LOH}	PH	V _{DD} = 5.5V V _{OH} = 12V			50	μA
Supply current ^{*1}	I _{DD1}	V _{DD}	16MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 5V ± 0.5V ^{*2}		28	50	mA
	I _{DDS1}		SLEEP mode V _{DD} = 5V ± 0.5V		1.7	8	mA
	I _{DD2}		32kHz crystal oscillation (C ₁ = C ₂ = 47pF) V _{DD} = 3V ± 0.3V		0.7	2	mA
	I _{DDS2}		SLEEP mode V _{DD} = 3V ± 0.3V		8	35	μA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 5V ± 0.5V			30	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

^{*1} When entire output pins are open.^{*2} When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).

DC Characteristics ($V_{DD} = 3.0$ to $3.6V$)

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE2 to PE7, PF4 to PF7, PH (V _{OL} only) PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 3.0V, I _{OH} = -0.15mA	2.7			V
			V _{DD} = 3.0V, I _{OH} = -0.5mA	2.3			V
Low level output voltage	V _{OL}	V _{OL} only PI1 to PI7 PJ, SO0, SCK0	V _{DD} = 3.0V, I _{OL} = 1.2mA			0.3	V
			V _{DD} = 3.0V, I _{OL} = 1.6mA			0.5	V
		PD, PH	V _{DD} = 3.0V, I _{OL} = 5mA			1.0	V
Input current	I _{IHE}	EXTAL	V _{DD} = 3.6V, V _{IH} = 3.6V	0.3		20	μA
	I _{ILE}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.3		-20	μA
	I _{IHT}	TEX	V _{DD} = 3.6V, V _{IH} = 3.6V	0.1		10	μA
	I _{ILT}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.1		-10	μA
	I _{IIR}	RST		-0.9		-200	μA
I/O leakage current	I _{Iz}	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	V _{DD} = 3.6V, V _I = 0, 3.6V			±10	μA
Open drain output leakage current	I _{LOH}	PH	V _{DD} = 3.6V, V _{OH} = 12V			50	μA
Supply current ^{*1}	I _{DD1}	V _{DD}	12MHz crystal oscillation (C ₁ = C ₂ = 15pF) V _{DD} = 3.3V ± 0.3V ^{*2}		12	25	mA
	I _{DDS1}		SLEEP mode V _{DD} = 3.3V ± 0.3V		0.8	30	mA
	I _{DDS3}		STOP mode (EXTAL and TEX pins oscillation stop) V _{DD} = 3.3V ± 0.3V			2.5	μA
Input capacity	C _{IN}	Other than V _{DD} , V _{ss} , AV _{DD} , and AV _{ss}	Clock 1MHz 0V other than the measured pins		10	20	pF

^{*1} When entire output pins are open.^{*2} When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEH) to "00" and operating in high speed mode (1/2 dividing clock).




AC Characteristics**(1) Clock timing**

(Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions		Min.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	VDD = 4.5 to 5.5V	1	16	MHz
					1	12	
System clock input pulse width	txL, txH	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	VDD = 4.5 to 5.5V	28		ns
					37.5		
System clock input rise and fall times	tCR, tCF	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)			200	ns
Event count clock input pulse width	tEH, tEL	EC	Fig. 3		tsys × 4*		ns
Event count clock input rise and fall times	tER, tEF	EC	Fig. 3			20	ns
System clock frequency	fc	TEX TX	Fig. 2 VDD = 2.7 to 5.5V (32kHz clock applied condition)		32.768		kHz
Event count clock input pulse width	tTL, tTH	TEX	Fig. 3		10		μs
Event count clock input rise and fall times	tTR, tTF	TEX	Fig. 3			20	ms

* tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS ↓ → SCK delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↑ → SCK floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
CS ↓ → SO delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS ↓ → SO floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 100		ns
SI input setup time (against SCK ↑)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (against SCK ↑)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 200	ns
			SCK output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO means each pin of CS → CS0, SCK → SCK0, SI → SI0, and SO → SO0 respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0)(Ta = -10 to +75°C, V_{DD} = 2.7 to 3.3V, V_{SS} = 0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 250	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 250	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI input setup time (against $\overline{SCK} \uparrow$)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (against $\overline{SCK} \uparrow$)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
$\overline{SCK} \downarrow \rightarrow SO$ delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 250	ns
			SCK output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO means each pin of CS → CS0, SCK → SCK0, SI → SI0, and SO → SO0 respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1)(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	4000/fc - 100		ns
SI1 input setup time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.


Serial transfer (CH1)(Ta = -10 to +75°C, V_{DD} = 3.0 to 3.6V, V_{ss} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} +200		ns
			Output mode	8000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} +100		ns
			Output mode	4000/fc-150		ns
SI1 input setup time (against SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (against SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} +200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} +250	ns
			SCK1 output mode		125	ns


Note 1) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing**(3) General purpose prescaler**(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
External clock input frequency	f _{PCK}	PCK				12	MHz
External clock input pulse width	t _{WH} , t _{WL}	PCK		33			ns
External clock input rise and fall times	t _R , t _F	PCK				200	ns

Fig. 6. General purpose prescaler timing


(4) A/D converter characteristics (Ta = -10 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, VSS = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*			μs
Sampling time	tSAMP			12/fADC*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 4.5 to 5.5V	AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		SLEEP mode STOP mode 32kHz operating mode			10	μA

(Ta = -10 to +75°C, VDD = AVDD = 3.0 to 3.6V, AVREF = 2.7 to AVDD, VSS = AVss = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 3.3V			±1	LSB
Absolute error			VSS = AVss = 0V			±2	LSB
Conversion time	tCONV			160/fADC*			μs
Sampling time	tSAMP			12/fADC*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 3.0 to 3.6V	AVDD - 0.3		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			
AVREF current	IREF	AVREF	Operating mode		0.4	0.7	mA
	IREFS		SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 7. Definitions of A/D converter terms



* The value of fADC is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, $f_{ADC} = fc/2$

When PS1 is selected, $f_{ADC} = fc$

(5) Interruption, reset input

(Ta = -10 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high and low level widths	t _{IH} t _{IL}	<u>INT0</u> <u>INT1</u> <u>INT2</u> <u>NMI</u> PJ0 to PJ7		1		μs
Reset input low level width	t _{RS} L	<u>RST</u>		32/fc		μs

Fig. 8. Interruption input timing





Fig. 9. Reset input timing



(6) Others


(Ta = -10 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
EXI input high and low level widths	t _{EI} H t _{EI} L	EXI0 EXI1	t _{sys} = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns

Note) t_{sys} indicates three values according to the contents of the clock control register (address; 00FEH)
upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")
t_{FRC} = 1000/fc [ns]

Fig. 10. Other timings







Supplement**Fig. 11. Recommended oscillation circuit**

Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16 (12)	16 (12)	0	(i)		
		10.00	16 (12)	16 (12)				
		12.00	12	12				
		16.00	12	12	0			
	P3	32.768kHz	30	18	470K	(ii)		

Selection Guide

Option item	Mask product	CXP819P60Q-3 - □□□	CXP819P60R-3 - □□□	CXP819P60Q-4 - □□□	CXP819P60R-4 - □□□
Package	100-pin plastic QFP/LQFP	100-pin plastic QFP	100-pin plastic LQFP	100-pin plastic QFP	100-pin plastic LQFP
ROM capacitance	52K byte /60K byte	PROM 60K byte	PROM 60K byte	PROM 60K byte	PROM 60K byte
Reset pin pull-up resistor	Existent /Non-Existent	Existent	Existent	Existent	Existent


Characteristics Curve



Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	=QFP100-P-1420-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



DETAIL A

PACKAGE STRUCTURE

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	_____

PACKAGE STRUCTURE	
PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	_____