

# 1:4 LVCMOS to LVPECL Fanout Buffer with Selectable Clock Input


### **Features**

- Select one of two low-voltage complementary metal oxide semiconductor (LVCMOS) inputs to distribute to four low-voltage positive emitter-coupled logic (LVPECL) output pairs
- 30-ps maximum output-to-output skew
- 480-ps maximum propagation delay
- 0.15-ps maximum additive RMS phase jitter at 156.25 MHz (12-kHz to 20-MHz offset)
- Up to 250 MHz operation
- Synchronous clock enable function
- 20-Pin thin shrunk small outline package (TSSOP) package
- 2.5-V or 3.3-V operating voltage<sup>[1]</sup>
- Commercial and industrial operating temperature range

### **Functional Description**

The CY2CP1504 is an ultra-low noise, low-skew, low-propagation delay 1:4 LVCMOS to LVPECL fanout buffer targeted to meet the requirements of high-speed clock distribution applications. The CY2CP1504 can select between two separate LVCMOS input clocks using the IN\_SEL pin. The synchronous clock enable function ensures glitch-free output transitions during enable and disable periods. The device has a fully differential internal architecture that is optimized to achieve low additive jitter and low skew at operating frequencies of up to 250 MHz.

### Logic Block Diagram



### Note

<sup>1.</sup> Input AC-coupling capacitors are required for voltage-translation applications.





### Contents


| 4  |
|----|
|    |
| 4  |
| 5  |
| 6  |
| 9  |
| 9  |
| 10 |
| 11 |
|    |

| Document Conventions                    | 11 |
|---|----|
| Document History Page                   | 12 |
| Sales, Solutions, and Legal Information | 13 |
| Worldwide Sales and Design Support      | 13 |
| Products                                | 13 |
| PSoC Solutions                          | 13 |



### **Pinouts**

Figure 1. Pin Diagram – 20-Pin TSSOP Package



**Table 1. Pin Definitions** 

| Pin No.     | Pin Name        | Pin Type | Description   |  |
|-------------|-----------------|----------|---|--|
| 1           | V <sub>SS</sub> | Power    | Ground  |  |
| 2           | CLK_EN          | Input    | Synchronous clock enable. LVCMOS/low-voltage transistor-transistor logic (LVTTL).  When CLK_EN = Low, Q(0:3) outputs are held low and Q(0:3)# outputs are held high |  |
| 3           | IN_SEL          | Input    | Input clock select pin. LVCMOS/LVTTL; When IN_SEL = Low, input IN0 is active When IN_SEL = High, input IN1 is active  |  |
| 4           | IN0             | Input    | LVCMOS input clock. Active when IN_SEL = Low  |  |
| 5,7,8,9     | NC              |          | No connection   |  |
| 6           | IN1             | Input    | LVCMOS input clock. Active when IN_SEL = High   |  |
| 10,13,18    | $V_{DD}$        | Power    | Power supply  |  |
| 11,14,16,19 | Q(0:3)#         | Output   | LVPECL complementary output clocks  |  |
| 12,15,17,20 | Q(0:3)          | Output   | LVPECL output clocks  |  |



# **Absolute Maximum Ratings**

| Parameter                       | Description   | Condition           | Min  | Max                                       | Unit |
|---------------------------------|---|---------------------|------|---|------|
| $V_{DD}$                        | Supply voltage  | Nonfunctional       | -0.5 | 4.6                                       | V    |
| V <sub>IN</sub> <sup>[2]</sup>  | Input voltage, relative to V <sub>SS</sub>                  | Nonfunctional       | -0.5 | lesser of 4.0<br>or V <sub>DD</sub> + 0.4 | V    |
| V <sub>OUT</sub> <sup>[2]</sup> | DC output or I/O voltage, relative to V <sub>SS</sub>       | Nonfunctional       | -0.5 | lesser of 4.0<br>or V <sub>DD</sub> + 0.4 | V    |
| T <sub>S</sub>                  | Storage temperature   | Nonfunctional       | -55  | 150                                       | °C   |
| ESD <sub>HBM</sub>              | Electrostatic discharge (ESD) protection (Human body model) | JEDEC STD 22-A114-B | 2000 | _   | V    |
| L <sub>U</sub>                  | Latch up  |                     |      | xceeds JEDE<br>BB IC Latchur              |      |
| UL-94                           | Flammability rating   | At 1/8 in           | V-0  |   |      |
| MSL                             | Moisture sensitivity level                                  |                     |      | 3   |      |

# **Operating Conditions**

| Parameter       | Description                   | Condition   | Min   | Max   | Unit |
|-----------------|-------------------------------|---|-------|-------|------|
| $V_{DD}$        | Supply voltage                | 2.5-V supply  | 2.375 | 2.625 | V    |
|                 |                               | 3.3-V supply  | 3.135 | 3.465 | V    |
| T <sub>A</sub>  | Ambient operating temperature | Commercial  | 0     | 70    | °C   |
|                 |                               | Industrial  | -40   | 85    | °C   |
| t <sub>PU</sub> | Power ramp time               | Power-up time for V <sub>DD</sub> to reach<br>minimum specified voltage (power<br>ramp must be monotonic) | 0.05  | 500   | ms   |

Note
2. The voltage on any I/O pin cannot exceed the power pin during power up. Power supply sequencing is not required.



# **DC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85 °C (Industrial))

| Parameter        | Description                           | Condition   | Min                    | Max                   | Unit |
|------------------|---------------------------------------|---|------------------------|-----------------------|------|
| I <sub>DD</sub>  | Operating supply current              | All LVPECL outputs floating (internal I <sub>DD</sub> ) | _                      | 61                    | mA   |
| V <sub>IH1</sub> | Input high voltage, All inputs        | V <sub>DD</sub> = 3.3 V                                 | 2.0                    | V <sub>DD</sub> + 0.3 | V    |
| V <sub>IL1</sub> | Input low voltage, All inputs         | V <sub>DD</sub> = 3.3 V                                 | -0.3                   | 0.8                   | V    |
| V <sub>IH2</sub> | Input high voltage, All inputs        | V <sub>DD</sub> = 2.5 V                                 | 1.7                    | V <sub>DD</sub> + 0.3 | V    |
| $V_{IL2}$        | Input low voltage, All inputs         | V <sub>DD</sub> = 2.5 V                                 | -0.3                   | 0.7                   | V    |
| I <sub>IH</sub>  | Input high current, All inputs        | Input = $V_{DD}^{[3]}$                                  | _                      | 150                   | μΑ   |
| I <sub>IL</sub>  | Input low current, All inputs         | Input = $V_{SS}^{[3]}$                                  | -150                   | _                     | μΑ   |
| V <sub>OH</sub>  | LVPECL output high voltage            | Terminated with 50 $\Omega$ to $V_{DD} - 2.0^{[4]}$     | V <sub>DD</sub> – 1.20 | V <sub>DD</sub> -0.70 | V    |
| V <sub>OL</sub>  | LVPECL output low voltage             | Terminated with 50 $\Omega$ to $V_{DD} - 2.0^{[4]}$     | V <sub>DD</sub> – 2.0  | V <sub>DD</sub> -1.63 | V    |
| R <sub>P</sub>   | Internal pull-up/pull-down resistance | CLK_EN has pull-up only IN_SEL has pull-down only       | 60                     | 140                   | kΩ   |
| C <sub>IN</sub>  | Input capacitance                     | Measured at 10 MHz; per pin                             | _                      | 3                     | pF   |

Positive current flows into the input pin, negative current flows out of the input pin.
 Refer to Figure 2 on page 7.



# **AC Electrical Specifications**

(V<sub>DD</sub> = 3.3 V  $\pm$  5% or 2.5 V  $\pm$  5%; T<sub>A</sub> = 0 °C to 70 °C (Commercial) or –40 °C to 85°C (Industrial))

| Parameter                                      | Description   | Condition   | Min | Тур | Max  | Unit   |
|--|---|---|-----|-----|------|--------|
| F <sub>IN</sub>                                | Input frequency   |   | DC  | _   | 250  | MHz    |
| F <sub>OUT</sub>                               | Output frequency  | F <sub>OUT</sub> = F <sub>IN</sub>  | DC  | _   | 250  | MHz    |
| $V_{PP}$                                       | LVPECL differential output voltage  | Fout = DC to 150 MHz  | 600 | _   | _    | mV     |
|  | peak- to-peak, single-ended. Terminated with 50 $\Omega$ to $V_{DD}$ – 2.0 <sup>[4]</sup> | Fout = >150 MHz to 250 MHz  | 400 | _   | _    | mV     |
| t <sub>PD</sub> <sup>[5]</sup>                 | Propagation delay input to output pair  | Input rise/fall time < 1.5 ns (20% to 80%)  | -   | _   | 480  | ps     |
| t <sub>ODC</sub> <sup>[6]</sup>                | Output duty cycle   | Rail-to-rail input swing, 50% input DTCY measured at Vdd/2  | 45  | _   | 55   | %      |
| t <sub>SK1</sub> <sup>[7]</sup>                | Output-to-output skew   | Any output to any output, with same load conditions at DUT  | _   | _   | 30   | ps     |
| t <sub>SK1 D</sub> [7]                         | Device-to-device output skew  | Any output to any output between two or more devices. Devices must have the same input and have the same output load.             | -   | _   | 150  | ps     |
| PN <sub>ADD</sub>                              | Additive RMS phase noise  | Offset = 1 kHz  | _   | _   | -120 | dBc/Hz |
|  | 156.25-MHz Input<br>Rise/fall time < 150 ps (20% to 80%)                                  | Offset = 10 kHz   | _   | _   | -130 | dBc/Hz |
|  | V <sub>ID</sub> > 400 mV  | Offset = 100 kHz  | _   | _   | -135 | dBc/Hz |
|  |   | Offset = 1 MHz  | _   | _   | -150 | dBc/Hz |
|  |   | Offset = 10 MHz   | _   | _   | -150 | dBc/Hz |
|  |   | Offset = 20 MHz   | _   | _   | -150 | dBc/Hz |
| t <sub>JIT</sub> <sup>[8]</sup>                | Additive RMS phase jitter (Random)  | 156.25 MHz sinewave,<br>12 kHz to 20 MHz offset; input<br>swing = 2.2V, V <sub>bias</sub> = V <sub>DD</sub> /2                    | -   | _   | 0.15 | ps     |
| t <sub>R</sub> , t <sub>F</sub> <sup>[9]</sup> | Output rise/fall time   | 50% duty cycle at input,<br>20% to 80% of full swing<br>( $V_{OL}$ to $V_{OH}$ )<br>Input rise/fall time < 1.5 ns<br>(20% to 80%) | -   | _   | 300  | ps     |
| t <sub>SOD</sub>                               | Time from clock edge to outputs disabled  | Synchronous clock enable (CLK_EN) switched Low  | _   | _   | 700  | ps     |
| t <sub>SOE</sub>                               | Time from clock edge to outputs enabled   | Synchronous clock enable (CLK_EN) switched high   | -   | _   | 700  | ps     |

Notes
5. Refer to Figure 3 on page 7.
6. Refer to Figure 4 on page 7.
7. Refer to Figure 5 on page 7.
8. Refer to Figure 6 on page 8.
9. Refer to Figure 7 on page 8.



Figure 2. Output Differential Voltage




Figure 3. Input to Any Output Pair Propagation Delay




Figure 4. Output Duty Cycle




Figure 5. Output-to-Output and Device-to-Device Skew






Figure 6. RMS Phase Jitter




Figure 7. Output Rise/Fall Time





Figure 8. Synchronous Clock Enable Timing






### **Ordering Information**

| Part Number   | Туре                       | Production Flow             |
|---------------|----------------------------|-----------------------------|
| Pb-free       | •                          |                             |
| CY2CP1504ZXC  | 20-Pin TSSOP               | Commercial, 0 °C to 70 °C   |
| CY2CP1504ZXCT | 20-Pin TSSOP tape and reel | Commercial, 0 °C to 70 °C   |
| CY2CP1504ZXI  | 20-Pin TSSOP               | Industrial, -40 °C to 85 °C |
| CY2CP1504ZXIT | 20-Pin TSSOP tape and reel | Industrial, -40 °C to 85 °C |


### **Ordering Code Definition**





### **Package Dimension**


Figure 9. 20-Pin Thin Shrunk Small Outline Package (4.40-mm Body) ZZ20




DIMENSIONS IN MM(INCHES) MIN. MAX.

REFERENCE JEDEC MO-153

| PART #   |                |  |  |
|----------|----------------|--|--|
| Z20.173  | STANDARD PKG.  |  |  |
| ZZ20.173 | LEAD FREE PKG. |  |  |





51-85118 \*C



## **Acronyms**

Table 2. Acronyms Used in this Document

| Acronym  | Description   |  |  |
|--|---|--|--|
| ESD  | electrostatic discharge                             |  |  |
| HBM  | human body model                                    |  |  |
| JEDEC Joint electron devices engineering council |   |  |  |
| LVDS low-voltage differential signal             |   |  |  |
| LVCMOS   | low-voltage complementary metal oxide semiconductor |  |  |
| LVPECL   | low-voltage positive emitter-coupled logic          |  |  |
| LVTTL low-voltage transistor-transistor logic    |   |  |  |
| OE Output enable                                 |   |  |  |
| RMS  | root mean square                                    |  |  |
| TSSOP  | thin shrunk small outline package                   |  |  |

### **Document Conventions**

Table 3. Units of Measure

| Symbol | Unit of Measure                  |  |  |  |
|--------|----------------------------------|--|--|--|
| °C     | degree Celsius                   |  |  |  |
| dBc    | decibels relative to the carrier |  |  |  |
| GHz    | giga hertz                       |  |  |  |
| Hz     | ertz                             |  |  |  |
| kΩ     | kilo ohm                         |  |  |  |
| μA     | microamperes                     |  |  |  |
| μF     | micro Farad                      |  |  |  |
| μs     | microsecond                      |  |  |  |
| mA     | milliamperes                     |  |  |  |
| ms     | millisecond                      |  |  |  |
| mV     | millivolt                        |  |  |  |
| MHz    | Hz megahertz                     |  |  |  |
| ns     | nanosecond                       |  |  |  |
| Ω      | ohm                              |  |  |  |
| pF     | pico Farad                       |  |  |  |
| ps     | pico second                      |  |  |  |
| V      | volts                            |  |  |  |
| W      | watts                            |  |  |  |



# **Document History Page**

| Revision | ECN     | Orig. of<br>Change | Submission<br>Date | Description of Change  |
|----------|---------|--------------------|--------------------|--|
| **       | 2782891 | CXQ                | 10/09/09           | New Datasheet  |
| *A       | 2838916 | CXQ                | 05/01/2010         | Changed status from "ADVANCE" to "PRELIMINARY". Changed from 0.34 ps to 0.25 ps maximum additive jitter in "Features" on page 1 and in $t_{JIT}$ in the AC Electrical Specs table on page 5. Added $t_{PU}$ spec to the Operating Conditions table on page 3. Changed max $I_{DD}$ spec in the DC Electrical Specs table on page 4 from 60 mA to 61 mA. Changed $V_{OH}$ in the DC Electrical Specs table on page 4: minimum from $V_{DD}$ - 1.15V to $V_{DD}$ - 1.20V; maximum from $V_{DD}$ - 0.75V to $V_{DD}$ - 0.70V. Removed $V_{OD}$ spec from the DC Electrical Specs table on page 4. Added $R_P$ spec in the DC Electrical Specs table on page 4. Min = 60 k $\Omega$ , Max = 140 k $\Omega$ . Added a measurement definition for $C_{IN}$ in the DC Electrical Specs table on page 4. Added $V_{PP}$ spec to the AC Electrical Specs table on page 5. $V_{PP}$ min = 600 mV for DC - 150 MHz and min = 400 mV for 150 MHz to 250 MHz. Changed letter case and some names of all the timing parameters in the AC Electrical Specs table on page 5 to be consistent with EROS. Lowered all additive phase noise mask specs by 3 dB in the AC Electrical Specs table on page 5 that input rise/fall time must be less than 1.5 ns (20% to 80%). Changed letter case and some names of all the timing parameters in Figures 2, 3, 4, 5 and 7, to be consistent with EROS. |
| *B       | 3011766 | CXQ                | 08/20/2010         | Changed from 0.25 ps to 0.15 ps maximum additive jitter in "Features" on page 1 and in t <sub>JIT</sub> in the AC Electrical Specs table on page 6. Added note 2 to describe I <sub>IH</sub> and I <sub>IL</sub> specs. Removed reference to data distribution from "Functional Description". Updated phase noise specs for 1 k/10 k/100 k/1 M/10 M/20 MHz offset to -120/-130/-135/-150/-150/-150dBc/Hz, respectively, in the AC Electrical Specs table. Updated package diagram. Added Acronyms and Ordering Code Definition.  |
| *C       | 3017258 | CXQ                | 08/27/2010         | Corrected Output Rise/Fall time diagram.   |
| *D       | 3100234 | CXQ                | 11/18/2010         | Changed $V_{IN}$ and $V_{OUT}$ specs from 4.0V to "lesser of 4.0 or $V_{DD}$ + 0.4" Removed 200mA min LU spec, replaced with "Meets or exceeds JEDEC Spec JESD78B IC Latchup Test" Changed $C_{IN}$ condition to "Measured at 10 MHz". Removed $t_R$ and $t_F$ input specs from AC specs table. Changed $t_{ODC}$ from 48/52% to 45/55%, changed condition to "Rail-to-rail input swing, 50% input duty cycle measured at Vdd/2". Changed phase jitter condition to "156.25 MHz sinewave, 12 kHz to 20 MHz offset; input swing = 2.2V, $V_{bias} = V_{DD}/2$ " Removed $t_S$ and $t_H$ specs from AC specs table.  |
| *E       | 3137726 | CXQ                | 01/13/2011         | Removed "Preliminary" status heading. Removed resistors from IN0/IN1 in Logic Block Diagram. Added Figure 8 to describe T <sub>SOE</sub> and T <sub>SOD</sub> .  |
| *F       | 3182321 | CXQ                | 02/25/11           | Post to external web.  |



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### **Products**

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-56313 Rev. \*F

Revised February 25, 2011

Page 13 of 13