

The information contained herein is subject to change without notice. 021023 _ D

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress.

It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications.

Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A

The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.).

These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C

The products described in this document may include products subject to the foreign exchange and foreign trade laws. 021023_F

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

© 2006 TOSHIBA CORPORATION All Rights Reserved

Revision History

Date	Revision	
2005/12/14	1	First Release
2005/12/28	2	Contents Revised
2006/9/8	3	Contents Revised
2008/8/29	4	Contents Revised

Caution in Setting the UART Noise Rejection Time

When UART is used, settings of RXDNC are limited depending on the transfer clock specified by BRG. The combination "O" is available but please do not select the combination "-".

 $\Box \uparrow \land$

The transfer clock generated by timer/counter interrupt is calculated by the following equation :

Transfer clock [Hz] = Timer/counter source clock [Hz] ÷ TTREG set value

			\langle	$\langle (// 5) \rangle$		
		RXDNC setting				
BRG setting	Transfer clock [Hz]	00 (No noise rejection)	01 (Reject pulses shorter than 31/fc[s] as noise)	Reject pulses shorter than 63/fc[s] as noise)	11 (Reject pulses shorter than 127/fc[s] as noise)	
000	fc/13	0	0	0	<u> </u>	
110	fc/8	0	(f/\wedge)	- 6	- <	
(When the transfer clock gen- erated by timer/counter inter-	fc/16	0		\diamond -	\bigcirc -	
rupt is the same as the right side column)	fc/32	0		0	<u> </u>	
The setting except the	above	0 <		$(\circ))$	0	

Table of Contents

		($\bigcirc >$
			\sim
TMP86C822UG)
TMF 80C8220G			-
1.2Pin Assignment1.3Block Diagram	nctions		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
2. Operational Descriptio	n		
2.1 CPU Core Function		\rightarrow (C)	
2.1.1 Memory Address Map.2.1.2 Program Memory (Mas2.1.3 Data Memory (RAM)	kROM)		9
	ng generator		10 12
2.2.3 Operation Mode Control 2.2.3.1 Single-clock mode 2.2.3.2 Dual-clock mode 2.2.3.3 STOP mode 2.2.2.4 Operating Mode Control			
2.2.4.1 STOP mode 2.2.4.2 IDLE 1/2 mode and S 2.2.4.3 IDLE0 and SLEEP0 2.2.4.4 SLOW mode 2.3 Reset Circuit	LEEP1/2 mode		31
2.3.1 External Reset Input 2.3.2 Address trap reset			
3. Interrupt Control Circu	it		
3.2 Interrupt enable reg	19 to IL2) jister (EIR)		36
3.2.2 Individual interrupt ena	ble flags (EF19 to EF4)		
3.3 Interrupt Sequence 3.3.1 Interrupt acceptance pr 3.3.2 Saving/restoring gener 3.3.2.1 Using PUSH and PO 3.3.2.2 Using data transfer ir	rocessing is packaged as follows al-purpose registers P instructions	· · · · · · · · · · · · · · · · · · ·	
3.4 Software Interrupt (3.4.1 Address error detection	INTSW)		
3.4.2 Debugging			

Undefined Instruction Interrupt (INTUNDEF). 423.5Address Trap Interrupt (INTATRAP) 3.6 423.7434. Special Function Register (SFR) 4.1454.2DBR..... 475. I/O Ports 5.1505.253/. . Port P3 (P37, P34 to P33)..... 5.3545.4565.5585.6Port P7 (P76 to P70) 60 6. Watchdog Timer (WDT) Watchdog Timer Configuration 6.163))..... Watchdog Timer Control 6.264

 6.2.2
 Watchdog Timer Enable
 65

 6.2.3
 Watchdog Timer Disable
 66

 6.2.4
 Watchdog Timer Interrupt (INTWDT)
 66

 6.2.5 Watchdog Timer Reset 6.3 Address Trap. 6.3.1Selection of Operation at Address Trap (ATOUT) 68 6.3.2 6.3.3 Time Base Timer (TBT) 7. Time Base Timer . . 717.1 Z 11 Configuration 71 2 Divider Output (DVQ) 737.2.28. 18-Bit Timer/Counter (TC1)

8.1	Configuration	75
8.2	Control	76
8.3	Function	79
8.3	3.1 Timer mode	

8.3.2Event Counter mode808.3.3Pulse Width Measurement mode818.3.4Frequency Measurement mode82	
9. 8-Bit TimerCounter (TC5, TC6)	
9.1Configuration9.2TimerCounter Control9.3Function9.3.18-Bit Timer Mode (TC5 and 6)9.3.28-Bit Event Counter Mode (TC5, 6)9.3.38-Bit Programmable Divider Output (PDO) Mode (TC5, 6)9.3.48-Bit Pulse Width Modulation (PWM) Output Mode (TC5, 6)9.3.516-Bit Timer Mode (TC5 and 6)9.3.616-Bit Event Counter Mode (TC5 and 6)9.3.716-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)9.3.816-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)9.3.9Warm-Up Counter Mode9.3.9.1Low-Frequency Warm-up Counter Mode9.3.9.2High-Frequency Warm-up Counter Mode(SLOW1 → SLOW2 → NORMAL2 → NORMAL2 → NORMAL1 → NORMAL2	. 85 . 86 . 91
10. Real-Time Clock	
10.1 Configuration 10.2 Control of the RTC 10.3 Function	$105 \\ 105 \\ 106$
11. Asynchronous Serial interface (UART)	
11.1 Configuration 11.2 Control 11.3 Transfer Data Format 11.4 Transfer Rate 11.5 Data Sampling Method 11.6 STOP Bit Length 11.7 Parity 11.8 Transmit/Receive Operation 11.8.1 Data Transmit Operation 11.8.2 Data Receive Operation 11.9 Status Flag 11.9.1 Parity Error 113 11.9.3 11.9.4 Receive Data Buffer Full 11.9.5 Transmit Data Buffer Empty 114 11.9.6 115 Transmit End Flag	107 108 110 111 112 112 112 112
12. Synchronous Serial Interface (SIO)	

12.3 Serial clock	119
	119
12.3.1 Clock source	
12.3.1.2 External clock	
12.3.2 Shift edge	
12.3.2.1 Leading edge 12.3.2.2 Trailing edge	
12.4 Number of bits to transfer	121
12.5 Number of words to transfer	121
12.6 Transfer Mode	122
12.6.1 4-bit and 8-bit transfer modes	
12.6.2 4-bit and 8-bit receive modes	
12.6.3 8-bit transfer / receive mode	
13. 8-Bit AD Converter (ADC)	
13.1 Configuration \ldots	127
13.2 Control	128
13.3 Function	130
13.3.1 AD Conveter Operation	
13.3.2 AD Converter Operation	
13.3.3 STOP and SLOW Mode during AD Conversion	
13.3.4 Analog Input Voltage and AD Conversion Result	199
13.4 Precautions about AD Converter	133
13.4.1 Restrictions for AD Conversion interrupt (INTADC) usage 133 13.4.2 Analog input pin voltage range 133	
13.4.3 Analog input shared pins	
13.4.4 Noise countermeasure	
14. Key-on Wakeup (KWU)	
	105
14.1 Configuration	135
14.2 Control	135
14.3 Function.	135
15. LCD Driver	
15.1 Configuration	137
15.2 $Control$	138
15.2.1 LCD driving methods	
15.2.2 Frame frequency	
15.2.3 LCD drive voltage 141 15.2.4 Adjusting the LCD panel drive capability	
15.2.4 Adjusting the LCD panel drive capability	142
15.3.1 Display data setting	144
15.3.2 Blanking	
15.4 Control Method of LCD Driver	143
15.4.1 Initial setting	110
15.4.2 Store of display data	
15.4.3 Example of LCD driver output	

Input/Output Circuit

$\begin{array}{c} 16.1 \\ 16.2 \end{array}$	Control pins	$\begin{array}{c} 151 \\ 152 \end{array}$
17. Ele	ctrical Characteristics	
$17.1 \\ 17.2 \\ 17.3 \\ 17.4 \\ 17.5 \\ 17.6 \\ 17.7 \\ 17.8 \\ 17.9 \\ 17.9$	Absolute Maximum Ratings. Recommended Operating Condition DC Characteristics. LCD Characteristics. AD Conversion Characteristics AC Characteristics. Timer Counter 1 input (ECIN) Characteristics. Recommended Oscillating Conditions. Handling Precaution	$ \begin{array}{r} 155 \\ 156 \\ 157 \\ 158 \\ 159 \\ 160 \\ 161 \\ 162 \\ 162 \\ 162 \end{array} $
19 Doc		
18. Pac	ckage Dimension	

This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/C (LSI).

CMOS 8-Bit Microcontroller

TMP86C822UG

Product No.	ROM (MaskROM)	RAM	Package	OTR MCU	Emulation Chip
TMP86C822UG	8192 bytes	512 bytes	P-LQFP44-1010-0.80B	TMP86PH22UG	TMP86C923XB

1.1 Features

- 1. 8-bit single chip microcomputer TLCS-870/C series
 - Instruction execution time :

0.25 µs (at 16 MHz)

122 µs (at 32.768 kHz)

- 132 types & 731 basic instructions
- 2. 18 interrupt sources (External : 5 Internal : 13)
- 3. Input / Output ports (I/O : 32 pins Output : (1-pin)

Large current output: 3pins (Typ. 20mA), LED direct drive

- 4. Watchdog Timer
- 5. Prescaler
 - Time base timer
 - Divider output function
- 6. 18-bit Timer/Counter : 1ch
 - Timer Mode
 - Event Counter Mode
 - Pulse Width Measurement Mode
 - Frequency Measurement Mode
- 7. 8-bit timer counter : 2 ch
 - Timer, Event counter, Programmable divider output (PDO),

Pulse width modulation (PWM) output,

060116EBP

The information contained herein is subject to change without notice. 021023 D
 TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices" or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023 A

recent I USHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equip-ment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instru-ments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B

The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or

- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_C
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E
- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions. 030619_S

Programmable pulse generation (PPG) modes

- 8. 8-bit UART : 1 ch
- 9. 8-bit SIO: 1 ch
- 10. 8-bit successive approximation type AD converter (with sample hold)

Analog inputs: 4ch

- 11. Key-on wakeup : 1 ch
- 12. LCD driver/controller
 - LCD direct drive capability (MAX 23 seg × 4 com)
 - 1/4,1/3,1/2duties or static drive are programmably selectable
- 13. Clock operation

Single clock mode

Dual clock mode

14. Low power consumption operation

STOP mode: Oscillation stops. (Battery/Capacitor back-up.)

SLOW1 mode: Low power consumption operation using low-frequency clock.(High-frequency clock stop.)

SLOW2 mode: Low power consumption operation using low-frequency clock.(High-frequency clock oscillate.)

IDLE0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using high frequency clock. Release by falling edge of the source clock which is set by TBTCR<TBTCK>.

IDLE1 mode: CPU stops and peripherals operate using high frequency clock. Release by interruputs(CPU restarts).

IDLE2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interruputs. (CPU restarts).

SLEEP0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using low frequency clock.Release by falling edge of the source clock which is set by TBTCR<TBTCK>.


SLEEP1 mode: CPU stops, and peripherals operate using low frequency clock. Release by interruput.(CPU restarts).

SLEEP2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by interruput.


15. Wide operation voltage:



1.2 Pin Assignment



1.3 Block Diagram



1.4 Pin Names and Functions

Table 1-1Pin Names and Functions(1/3)

Pin Name	Pin Number	Input/Output	Functions
P17 SEG24 SCK	21	10 0 10	PORT17 LCD segment output 24 Serial Clock I/O
P16 SEG25 SO	20	10 0 0	PORT16 LCD segment output 25 Serial Data Output
P15 SEG26 SI	19	10 0 1	PORT15 LCD segment output 26 Serial Data Input
P14 SEG27 INT3	18		PORT 14 LOD segment output 27 External interrupt 3 input
P13 SEG28 INT2	17	9	RORT13 LCD segment output 28 External interrupt 2 input
P12 SEG29 INT1	16		PORT12 LCD segment output 29 External-interrupt 1_input
P11 SEG30 TXD	15		PORT11 LCD segment output 30 UART data output
P10 SEG31 RXD	14		PORT10 LCD segment output 31 DART data input
P22 XTOUT	7		PORT22 Resonator connecting pins(32.768kHz) for inputting external clock
P21 XTIN	6		PORT21 Resonator connecting pins(32.768kHz) for inputting external clock
P20 STOP INT5	9		PORT20 STOP mode release signal input External interrupt 5 input
P37 DVO	44	0 0	PORT37 Divider Output
P34 TC5 PD05/PWM5	43	10 1 0	PORT34 TC5 input PDO5/PWM5 output
P33 TC6 PD06/PWM6/PPG6	42	10 1 0	PORT33 TC6 input PDO6/PWM6/PPG6 output
P57 SEG16	29	10 0	PORT57 LCD segment output 16
P56 SEG17	28	10 0	PORT56 LCD segment output 17
P55 SEG18	27	10 0	PORT55 LCD segment output 18

Table 1-1Pin Names and Functions(2/3)

Pin Name	Pin Number	Input/Output	Functions
P54 SEG19	26	IO O	PORT54 LCD segment output 19
P53 SEG20	25	10 0	PORT53 LCD segment output 20
P52 SEG21	24	10 0	PORT52 LCD segment output 21
P51 SEG22	23	10 0	PORT51 LCD segment-output 22
P50 SEG23	22	10 0	PORT50 LCD segment output 23
P64 AIN4 STOP2	13		PØRT64 AD converter analog input 4 STOP2 input
P63 AIN3 INT0	12		PORT63 AD converter analog input 3 External interrupt 0 input
P62 AIN2 ECNT	11		PORT62 AD converter analog input 2 ECNT input
P61 AIN1 ECIN	10		PORT61 AD converter analog input 1 ECIN input
P76 SEG9	36		PORT76 LCD segment output 9
P75 SEG10	35		PORT75 ECD segment output 10
P74 SEG11	34		RORT74 LCD segment output 11
P73 SEG12	33		PORT73 LCD segment output 12
P72 SEG13	32	10	PORT72 LCD segment output 13
P71 SEG14	31		PORT71 LCD segment output 14
P70 SEG15	30	10 0	PORT70 LCD segment output 15
СОМЗ	37	0	LCD common output 3
СОМ2	38	0	LCD common output 2
COM1	39	0	LCD common output 1
COM0	40	0	LCD common output 0
XIN	2	I	Resonator connecting pins for high-frequency clock

Table 1-1Pin Names and Functions(3/3)

Pin Name	Pin Number	Input/Output	Functions
XOUT	3	0	Resonator connecting pins for high-frequency clock
RESET	8	I	Reset signal
TEST	4	I	Test pin for out-going test. Normally, be fixed to low.
VDD	5	I	+5V
VSS	1	I	

2. Operational Description


2.1 CPU Core Functions

The CPU core consists of a CPU, a system clock controller, and an interrupt controller.

This section provides a description of the CPU core, the program memory, the data memory, and the reset circuit.

2.1.1 Memory Address Map

The TMP86C822UG memory is composed MaskROM, RAM, DBR(Data buffer register) and SFR(Special function register). They are all mapped in 64-Kbyte address space. Figure 2-1 shows the TMP86C822UG memory address map.



2.1.2 Program Memory (MaskROM)

The TMP86C822UG has a 8192 bytes (Address E000H to FFFFH) of program memory (MaskROM).

2.1.3 Data Memory (RAM)

The TMP86C822UG has 512bytes (Address 0040H to 023FH) of internal RAM. The first 192 bytes (0040H to 00FFH) of the internal RAM are located in the direct area; instructions with shorten operations are available against such an area.

The data memory contents become unstable when the power supply is turned on; therefore, the data memory should be initialized by an initialization routine.


; Start address setup ; Initial value (00H) setup

Example :Clears RAM to "00H". (TMP86C822UG)

	LD	HL, 0040H
	LD	А, Н
	LD	BC, 01FFH
SRAMCLR:	LD	(HL), A
	INC	HL
	DEC	BC
	JRS	F, SRAMCLR

2.2 System Clock Controller

The system clock controller consists of a clock generator, a timing generator, and a standby controller.




2.2.1 Clock Generator

The clock generator generates the basic clock which provides the system clocks supplied to the CPU core and peripheral hardware. It contains two oscillation circuits: One for the high-frequency clock and one for the low-frequency clock. Power consumption can be reduced by switching of the standby controller to low-power operation based on the low-frequency clock.

The high-frequency (fc) clock and low-frequency (fs) clock can easily be obtained by connecting a resonator between the XIN/XOUT and XTIN/XTOUT pins respectively. Clock input from an external oscillator is also possible. In this case, external clock is applied to XIN/XTIN pin with XOUT/XTOUT pin not connected.

TOSHIBA



2.2.2 Timing Generator


The timing generator generates the various system clocks supplied to the CPU core and peripheral hardware from the basic clock (fc or fs). The timing generator provides the following functions.

- 1. Generation of main system clock
- 2. Generation of divider output (DVO) pulses
- 3. Generation of source clocks for time base timer
- 4. Generation of source clocks for watchdog timer
- 5. Generation of internal source clocks for timer/counters
- 6. Generation of warm-up clocks for releasing STOP mode
- 7. LCD

2.2.2.1 Configuration of timing generator


The timing generator consists of a 2-stage presealer, a 21-stage divider, a main system clock generator, and machine cycle counters.

An input clock to the 7th stage of the divider depends on the operating mode, SYSCR2<SYSCK> and TBTCR<DV7CK>, that is shown in Figure 2-4. As reset and STOP mode started/canceled, the prescaler and the divider are cleared to "0".



TOSHIBA

Timing Generator Control Register



Note 1: In single clock mode, do not set DV7CK to "1".

Note 2: Do not set "1" on DV7CK while the low-frequency clock is not operated stably.


- Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *: Don't care
- Note 4: In SLOW1/2 and SLEEP1/2 modes, the DV7CK setting is ineffective, and is input to the 7th stage of the divider.

Note 5: When STOP mode is entered from NORMAL1/2 mode, the DV7CK setting is ineffective during the warm-up period after release of STOP mode, and the 6th stage of the divider is input to the 7th stage during this period.

2.2.2.2 Machine cycle

Instruction execution and peripheral hardware operation are synchronized with the main system clock.

The minimum instruction execution unit is called an 'machine cycle". There are a total of 10 different types of instructions for the TLCS-870/C Series: Ranging from 1-cycle instructions which require one machine cycle for execution to 10-cycle instructions which require 10 machine cycles for execution. A machine cycle consists of 4 states (S0 to S3), and each state consists of one main system clock.



2.2.3 Operation Mode Control Circuit

The operation mode control circuit starts and stops the oscillation circuits for the high-frequency and lowfrequency clocks, and switches the main system clock. There are three operating modes: Single clock mode, dual clock mode and STOP mode. These modes are controlled by the system control registers (SYSCR1 and SYSCR2). Figure 2-6 shows the operating mode transition diagram.

2.2.3.1 Single-clock mode

Only the oscillation circuit for the high-frequency clock is used, and P21 (XTIN) and P22 (XTOUT) pins are used as input/output ports. The main-system clock is obtained from the high-frequency clock. In the single-clock mode, the machine cycle time is 4/fc [s].

(1) NORMAL1 mode

In this mode, both the CPU core and on-chip peripherals operate using the high-frequency clock. The TMP86C822UG is placed in this mode after reset.

(2) IDLE1 mode

In this mode, the internal oscillation circuit remains active. The CPU and the watchdog timer are halted; however on-chip peripherals remain active (Operate using the high-frequency clock).

IDLE1 mode is started by SYSCR2<IDLE> = "1", and IDLE1 mode is released to NORMAL1 mode by an interrupt request from the on-chip peripherals or external interrupt inputs. When the IMF (Interrupt master enable flag) is "1" (Interrupt enable), the execution will resume with the acceptance of the interrupt, and the operation will return to normal after the interrupt service is completed. When the IMF is "0" (Interrupt disable), the execution will resume with the instruction which follows the IDLE1 mode start instruction.

(3) IDLE0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation.

This mode is enabled by SYSCR2<TGHALT> =<""1".

When IDLE0 mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from IDLE0 mode, the CPU restarts operating, entering NORMAL1 mode back again. IDLE0 mode is entered and returned regardless of how TBTCR TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR TBTEN> = "1", interrupt processing is performed. When IDLE0 mode is entered while TBTCR TBTEN> = "1", the INTTBT interrupt latch is set after returning to NORMAL1 mode.

2.2.3.2 Dual-clock mode

Both the high-frequency and low-frequency oscillation circuits are used in this mode. P21 (XTIN) and P22 (XTOUT) pins cannot be used as input/output ports. The main system clock is obtained from the high-frequency clock in NORMAL2 and IDLE2 modes, and is obtained from the low-frequency clock in SLOW and SLEEP modes. The machine cycle time is 4/fc [s] in the NORMAL2 and IDLE2 modes, and 4/fs [s] (122 µs at fs = 32.768 kHz) in the SLOW and SLEEP modes.

The TL/QS-870/C is placed in the signal-clock mode during reset. To use the dual-clock mode, the lowfrequency oscillator should be turned on at the start of a program.

(1) /NORMAL2 mode

In this mode, the CPU core operates with the high-frequency clock. On-chip peripherals operate using the high-frequency clock and/or low-frequency clock.

SLOW2 mode

(2)

In this mode, the CPU core operates with the low-frequency clock, while both the high-frequency clock and the low-frequency clock are operated. As the SYSCR2<SYSCK> becomes "1", the hard-ware changes into SLOW2 mode. As the SYSCR2<SYSCK> becomes "0", the hardware changes into NORMAL2 mode. As the SYSCR2<XEN> becomes "0", the hardware changes into SLOW1 mode. Do not clear SYSCR2<XEN> to "0" during SLOW2 mode.

(3) SLOW1 mode

This mode can be used to reduce power-consumption by turning off oscillation of the high-frequency clock. The CPU core and on-chip peripherals operate using the low-frequency clock. Switching back and forth between SLOW1 and SLOW2 modes are performed by SYSCR2<XEN>. In SLOW1 and SLEEP modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

(4) IDLE2 mode

In this mode, the internal oscillation circuit remain active. The CPU and the watchdog timer are halted; however, on-chip peripherals remain active (Operate using the high-frequency clock and/or the low-frequency clock). Starting and releasing of IDLE2 mode are the same as for IDLE1 mode, except that operation returns to NORMAL2 mode.

(5) SLEEP1 mode

In this mode, the internal oscillation circuit of the low-frequency clock remains active. The CPU, the watchdog timer, and the internal oscillation circuit of the high-frequency clock are halted; however, on-chip peripherals remain active (Operate using the low-frequency clock). Starting and releasing of SLEEP mode are the same as for IDLE1 mode, except that operation returns to SLOW1 mode. In SLOW1 and SLEEP1 modes, the input clock to the 1st stage of the divider is stopped; output from the 1st to 6th stages is also stopped.

(6) SLEEP2 mode

The SLEEP2 mode is the idle mode corresponding to the SLOW2 mode. The status under the SLEEP2 mode is same as that under the SLEEP1 mode, except for the oscillation circuit of the high-frequency clock.

(7) SLEEP0 mode

In this mode, all the circuit, except oscillator and the timer-base-timer, stops operation. This mode is enabled by setting "1" on bit SYSCR2<TGHALT>.


When SDEEPO mode starts, the CPU stops and the timing generator stops feeding the clock to the peripheral circuits other than TBT. Then, upon detecting the falling edge of the source clock selected with TBTCR<TBTCK>, the timing generator starts feeding the clock to all peripheral circuits.

When returned from SLEEPO mode, the CPU restarts operating, entering SLOW1 mode back again. SLEEPO mode is entered and returned regardless of how TBTCR<TBTEN> is set. When IMF = "1", EF6 (TBT interrupt individual enable flag) = "1", and TBTCR<TBTEN> = "1", interrupt processing/is performed. When SLEEPO mode is entered while TBTCR<TBTEN> = "1", the INTTBT interrupt latch is set after returning to SLOW1 mode.

2.2.3.3 STOP mode

In this mode, the internal oscillation circuit is turned off, causing all system operations to be halted. The internal status immediately prior to the halt is held with a lowest power consumption during STOP mode.

STOP mode is started by the system control register 1 (SYSCR1), and STOP mode is released by a inputting (Either level-sensitive or edge-sensitive can be programmably selected) to the $\overline{\text{STOP}}$ pin. After the warm-up period is completed, the execution resumes with the instruction which follows the STOP mode start instruction.



- Note 1: NORMAL1 and NORMAL2 modes are generically called NORMAL; SLOW1 and SLOW2 are called SLOW; IDLE0, IDLE1 and IDLE2 are called IDLE; SLEEP0, SLEEP1 and SLEEP2 are called SLEEP.
- Note 2: The mode is released by falling edge of TBTCR<TBTCK> setting

	Table 2-1	Operating Mode and Conditions
--	-----------	-------------------------------

Opera	Operating Mode		illator Low Frequency	CPU Core	TBT	Other Peripherals	Machine Cycle Time
~ ((RESET	\langle		Reset	Reset	Reset	
	NORMAL1	Oscillation	$\langle \rangle$	Operate		Operate	4/fc [s]
Single clock	IDLE1	Oscillation	Stop		Operate	Operate	4/fc [s]
			\mathcal{I}	Halt		Halt	
	STOP	Stop			Halt		_
\checkmark	NORMAL2	~	Oscillation	Operate with high frequency	Operate	Operate	4/fc [s]
	IDLE2	Oscillation		Halt			
	SLOW2	Oscillation		Operate with low frequency			4/fs [s]
Dual clock	SLEEP2			Halt			
	SLOW1			Operate with low frequency			
	SLEEP1	Stop		Halt			
	SLEEP0					Halt	
	STOP		Stop		Halt	i idit	_

System Control Register 1

SYSCR1	7	6	5	4	3	2	1	0	
(0038H)	STOP	RELM	RETM	OUTEN	W	UT			(Initial value: 0000 00**)
									\sim

-						
	STOP	STOP mode start	0: CPU core and peripherals remain active 1: CPU core and peripherals are halted (Start STOP mode)			
ſ	RELM	Release method for STOP mode	D: Edge-sensitive release			
ſ	RETM	Operating mode after STOP mode	0: Return to NORMAL1/2 mode 1: Return to SLOW1 mode			
ſ	OUTEN	Port output during STOP mode	0: High impedance 1: Output kept			
	WUT	Warm-up time at releasing STOP mode	Return to NORMAL modeReturn to SLOW mode00 3×2^{16} /fc 3×2^{13} /fs01 2^{16} /fc 2^{13} /fs10 3×2^{14} /fc 3×2^{6} /fs11 2^{14} /fc 2^{6} /fs	R/W		

- Note 1: Always set RETM to "0" when transiting from NORMAL mode to STOP mode. Always set RETM to "1" when transiting from SLOW mode to STOP mode.
- Note 2: When STOP mode is released with RESET pin input, a return is made to NORMAL1 regardless of the RETM contents.
- Note 3: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], *; Don't care
- Note 4: Bits 1 and 0 in SYSCR1 are read as undefined data when a read instruction is executed.
- Note 5: As the hardware becomes STOP mode under OUTEN = "0", input value is fixed to "0"; therefore it may cause external interrupt request on account of falling edge.
- Note 6: When the key-on wakeup is used, RELM should be set to "1".
- Note 7: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.
- Note 8: The warmig-up time should be set correctly for using oscillator,

System Control Register 2

SYSCR2	7	6	5 4	3	$\left(\frac{2}{2}\right)$	1	0	
(0039H)	XEN	XTÉN	SYSCK IDLE	$\langle \rangle$	TGHALT			(Initial value: 1000 *0**)
				//				

-		\sim		
	XEN	High-frequency oscillator control	0: Turn off oscillation 1: Turn on oscillation	
	XTEN	Low-frequency oscillator control	0: Turn off oscillation 1: Turn on oscillation	R/W
\langle	SYSCK	Main system clock select (Write)/main system clock moni- tor (Read)	0: High-frequency clock (NORMAL1/NORMAL2/IDLE1/IDLE2) 1: Low-frequency clock (SLOW1/SLOW2/SLEEP1/SLEEP2)	
$\langle -$		CPU and watchdog timer control (IDLE1/2 and SLEEP1/2 modes)	0: CPU and watchdog timer remain active 1: CPU and watchdog timer are stopped (Start IDLE1/2 and SLEEP1/2 modes)	
	TGHALT	TG control (IDLE0 and SLEEP0 modes)	0: Feeding clock to all peripherals from TG1: Stop feeding clock to peripherals except TBT from TG. (Start IDLE0 and SLEEP0 modes)	R/W

- Note 1: A reset is applied if both XEN and XTEN are cleared to "0", XEN is cleared to "0" when SYSCK = "0", or XTEN is cleared to "0" when SYSCK = "1".
- Note 2: *: Don't care, TG: Timing generator, *; Don't care
- Note 3: Bits 3, 1 and 0 in SYSCR2 are always read as undefined value.
- Note 4: Do not set IDLE and TGHALT to "1" simultaneously.
- Note 5: Because returning from IDLE0/SLEEP0 to NORMAL1/SLOW1 is executed by the asynchronous internal clock, the period of IDLE0/SLEEP0 mode might be shorter than the period setting by TBTCR<TBTCK>.
- Note 6: When IDLE1/2 or SLEEP1/2 mode is released, IDLE is automatically cleared to "0".
- Note 7: When IDLE0 or SLEEP0 mode is released, TGHALT is automatically cleared to "0".
- Note 8: Before setting TGHALT to "1", be sure to stop peripherals. If peripherals are not stopped, the interrupt latch of peripherals may be set after IDLE0 or SLEEP0 mode is released.

2.2.4 Operating Mode Control

2.2.4.1 STOP mode

STOP mode is controlled by the system control register 1, the STOP pin input and key-on wakeup input (STOP2) which is controlled by the STOP mode release control register (STOPCR).

The STOP pin is also used both as a port P20 and an INT5 (external interrupt input 5) pin. STOP mode is started by setting SYSCR1<STOP> to "1". During STOP mode, the following status is maintained.

- 1. Oscillations are turned off, and all internal operations are halted
- 2. The data memory, registers, the program status word and port output latches are all held in the status in effect before STOP mode was entered.
- 3. The prescaler and the divider of the timing generator are cleared to "0".
- 4. The program counter holds the address 2 ahead of the instruction (e.g., [SET (SYSCR1).7]) which started STOP mode.

STOP mode includes a level-sensitive mode and an edge-sensitive mode, either of which can be selected with the SYSCR1<RELM>. Do not use any key-on wakeup input (STOP2) for releasing STOP mode in edge-sensitive mode.

- Note 1: The STOP mode can be released by either the STOP or key-on wakeup pin (STOP2). However, because the STOP pin is different from the key-on wakeup and can not inhibit the release input, the STOP pin must be used for releasing STOP mode.
- Note 2: During STOP period (from start of STOP mode to end of warm up), due to changes in the external interrupt pin signal, interrupt latches may be set to "1" and interrupts may be accepted immediately after STOP mode is released. Before starting STOP mode, therefore, disable interrupts. Also, before enabling interrupts after STOP mode is released, clear unnecessary interrupt latches.
- (1) Level-sensitive release mode (RELM = "1")

In this mode, STOP mode is released by setting the STOP pin high or setting the STOP2 pin input which is enabled by STOPCR. This mode is used for capacitor backup when the main power supply is cut off and long term battery backup.


Even if an instruction for starting STOP mode is executed while STOP pin input is high or STOP2 input is low, STOP mode does not start but instead the warm-up sequence starts immediately. Thus, to start STOP mode in the level-sensitive release mode, it is necessary for the program to first confirm that the STOP pin input is low or STOP2 input is high. The following two methods can be used for confirmation.


- 1. Testing a port.
 - 2. Using an external interrupt input INT5 (INT5 is a falling edge-sensitive input).

Example 1 :Starting STOP mode from NORMAL mode by testing a port P20.

\searrow	LD	(SYSCR1), 01010000B	; Sets up the level-sensitive release mode
SSTOPH:	TEST	(P2PRD). 0	; Wait until the $\overline{\mbox{STOP}}$ pin input goes low level
	JRS	F, SSTOPH	
	DI		; $IMF \leftarrow 0$
	SET	(SYSCR1). 7	; Starts STOP mode







STOP mode is released by the following sequence.

- 1. In the dual-clock mode, when returning to NORMAL2, both the high-frequency and lowfrequency clock oscillators are turned on; when returning to SLOW1 mode, only the lowfrequency clock oscillator is turned on. In the single-clock mode, only the high-frequency clock oscillator is turned on.
- 2. A warm-up period is inserted to allow oscillation time to stabilize. During warm up, all internal operations remain halted. Four different warm-up times can be selected with the SYSCR1<WUT> in accordance with the resonator characteristics.
- 3. When the warm-up time has elapsed, normal operation resumes with the instruction following the STOP mode start instruction.
- Note 1: When the STOP mode is released, the start is made after the preseafer and the divider of the timing generator are cleared to "0".
- Note 2: STOP mode can also be released by inputting low level on the RESET pin, which immediately performs the normal reset operation.
- Note 3: When STOP mode is released with a low hold voltage, the following cautions must be observed. The power supply voltage must be at the operating voltage level before releasing STOP mode. The RESET pin input must also be "H" level, rising together with the power supply voltage. In this case, if an external time constant circuit has been connected, the RESET pin input voltage will increase at a slower pace than the power supply voltage. At this time, there is a danger that a reset may occur if input voltage level of the RESET pin drops below the non-inverting high-level input voltage (Hysteresis input).


Table 2-2 Warm-up Time Example (at fc = 16.0 MHz, fs = 32.768 kHz)

WUT	Warm-u	p Time [ms]
WOT	Return to NORMAL Mode	Return to SLOW Mode
00	12.288	750
01	(4.096	250
10	3.072	5.85
11	1.024	1.95

value

Note 1: The warm-up time is obtained by dividing the basic clock by the divider. Therefore, the warm-up time may include a certain amount of error if there is any fluctuation of the oscillation frequency when STOP mode is released. Thus, the warm-up time must be considered as an approximate

Page 20




TOSHIBA

2.2.4.2 IDLE1/2 mode and SLEEP1/2 mode

IDLE1/2 and SLEEP1/2 modes are controlled by the system control register 2 (SYSCR2) and maskable interrupts. The following status is maintained during these modes.

- 1. Operation of the CPU and watchdog timer (WDT) is halted. On-chip peripherals continue to operate.
- 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before these modes were entered.
- 3. The program counter holds the address 2 ahead of the instruction which starts these modes.



• Start the IDLE1/2 and SLEEP1/2 modes

After IMF is set to "0", set the individual interrupt enable flag (EF) which releases IDLE1/2 and SLEEP1/2 modes. To start IDLE1/2 and SLEEP1/2 modes, set SYSCR2<IDLE> to "1".

• Release the IDLE1/2 and SLEEP1/2 modes

IDLE1/2 and SLEEP1/2 modes include a normal release mode and an interrupt release mode. These modes are selected by interrupt master enable flag (IMF). After releasing IDLE1/2 and SLEEP1/2 modes, the SYSCR2<IDLE> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE1/2 and SLEEP1/2 modes.

is returned to the mode preceding IDLE1/2 and SLEEP1/2 (modes.

IDLE1/2 and SLEEP1/2 modes can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.


(1) Normal release mode (IMF = "0")

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled by the individual interrupt enable flag (EF). After the interrupt is generated, the program operation is resumed from the instruction following the IDLE1/2 and SLEEP1/2 modes start instruction. Normally, the interrupt latches (IL) of the interrupt source used for releasing must be cleared to "0" by load instructions.

(2) Interrupt release mode (IMF = "1

IDLE1/2 and SLEEP1/2 modes are released by any interrupt source enabled with the individual interrupt enable flag (EF) and the interrupt processing is started. After the interrupt is processed, the program operation is resumed from the instruction following the instruction, which starts IDLE1/2 and SLEEP1/2 modes.

Note: When a watchdog timer interrupts is generated immediately before IDLE1/2 and SLEEP1/2 modes are started, the watchdog timer interrupt will be processed but IDLE1/2 and SLEEP1/2 modes will not be started.



2.2.4.3 IDLE0 and SLEEP0 modes (IDLE0, SLEEP0)

IDLE0 and SLEEP0 modes are controlled by the system control register 2 (SYSCR2) and the time base timer control register (TBTCR). The following status is maintained during IDLE0 and SLEEP0 modes.

- 1. Timing generator stops feeding clock to peripherals except TBT.
- 2. The data memory, CPU registers, program status word and port output latches are all held in the status in effect before IDLE0 and SLEEP0 modes were entered.
- 3. The program counter holds the address 2 ahead of the instruction which starts IDLE0 and SLEEP0 modes.

Note: Before starting IDLE0 or SLEEP0 mode, be sure to stop (Disable) peripherals,




Figure 2-12 IDLE0 and SLEEP0 Modes

· Start the IDLE0 and SLEEP0 modes

Stop (Disable) peripherals such as a timer counter.

To start IDLE0 and SLEEP0 modes, set SYSCR2<TGHALT> to "1".

Release the IDLE0 and SLEEP0 modes

IDLE0 and SLEEP0 modes include a normal release mode and an interrupt release mode.

These modes are selected by interrupt master flag (IMF), the individual interrupt enable flag of TBT and TBTCR<TBTEN>.

After releasing IDLE0 and SLEEP0 modes, the SYSCR2<TGHALT> is automatically cleared to "0" and the operation mode is returned to the mode preceding IDLE0 and SLEEP0 modes. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

IDLE0 and SLEEP0 modes can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: IDLE0 and SLEEP0 modes start/release without reference to TBTCR<TBTEN> setting./

(1) Normal release mode (IMF•EF6•TBTCR<TBTEN> = "0")

IDLE0 and SLEEP0 modes are released by the source clock failing edge, which is setting by the TBTCR<TBTCK>. After the failing edge is detected, the program operation is resumed from the instruction following the IDLE0 and SLEEP0 modes start instruction. Before starting the IDLE0 or SLEEP0 mode, when the TBTCR<TBTEN> is set to "1", INTTBT interrupt latch is set to "1".

(2) Interrupt release mode (IMF•EF6•TBTCR<TBTEN> = "1")

IDLE0 and SLEEP0 modes are released by the source clock falling edge, which is setting by the TBTCR<TBTCK and INTTBT interrupt processing is started.

Note 1: Because returning from IDLE0, \$LEEP0 to NORMAL1, SLOW1 is executed by the asynchronous internal clock, the period of IDLE0, SLEEP0 mode might be the shorter than the period setting by TBTCR<TBTCK>.

Note 2: When a watchdog timer interrupt is generated immediately before IDLE0/SLEEP0 mode is started, the watchdog timer interrupt will be processed but IDLE0/SLEEP0 mode will not be started.

TOSHIBA




Figure 2-13 IDLE0 and SLEEP0 Modes Start/Release

2.2.4.4 SLOW mode

SLOW mode is controlled by the system control register 2 (SYSCR2).

The following is the methods to switch the mode with the warm-up counter.

(1) Switching from NORMAL2 mode to SLOW1 mode


First, set SYSCR2<SYSCK> to switch the main system clock to the low-frequency clock for SLOW2 mode. Next, clear SYSCR2<XEN> to turn off high-frequency oscillation.

Note: The high-frequency clock can be continued oscillation in order to return to NORMAL2 mode from SLOW mode quickly. Always turn off oscillation of high-frequency clock when switching from SLOW mode to stop mode.

Example 1 :Switching from NORMAL2 mode to SLOW1 mode. <

SET	(SYSCR2). 5	; SYSCR2 <sysck></sysck>
		clock for SLOW2
CLR	(SYSCR2). 7	; SYSCR2 <xèn≫ 0<="" td="" ←=""></xèn≫>

Example 2 :Switching to the SLOW1 mode after low-frequency clock has stabilized.



PINTTC6:

WINTTC6:

CLR

CLR

RETI

DW

(TC6CR). 3

(SYSCR2). 5


PINTTC

(2) Switching from SLOW1 mode to NORMAL2 mode

First, set SYSCR2<XEN> to turn on the high-frequency oscillation. When time for stabilization (Warm up) has been taken by the timer/counter (TC6,TC5), clear SYSCR2<SYSCK> to switch the main system clock to the high-frequency clock.

SLOW mode can also be released by inputting low level on the RESET pin. After releasing reset, the operation mode is started from NORMAL1 mode.

Note: After SYSCK is cleared to "0", executing the instructions is continued by the low-frequency clock for the period synchronized with low-frequency and high frequency clocks.



>; SYSCR2<SYSCK> ← 0 (Switches the main system clock to the high-frequency clock)

; INTTC6 vector table

Stops TC6, 5




Figure 2-14 Switching between the NORMAL2 and SLOW Modes

2.3 Reset Circuit

The TMP86C822UG has four types of reset generation procedures: An external reset input, an address trap reset, a watchdog timer reset and a system clock reset. Of these reset, the address trap reset, the watchdog timer and the system clock reset are a malfunction reset. When the malfunction reset request is detected, reset occurs during the maximum 24/fc[s].

The malfunction reset circuit such as watchdog timer reset, address trap reset and system clock reset is not initialized when power is turned on. Therefore, reset may occur during maximum 24/fc[s] (1.5µs at 16.0 MHz) when power is turned on.

Table 2-3 shows on-chip hardware initialization by reset action.

On-chip Hardware		Initial Value	On-chip Hardware	Initial Value
Program counter	(PC)	(FFFEH)	$\mathcal{A}(\mathbb{N})$	
Stack pointer	(SP)	Not initialized	Prescaler and divider of timing generator	
General-purpose registers (W, A, B, C, D, E, H, L, IX, I	Y)	Not initialized	$\langle \rangle$	
Jump status flag	(JF)	Not initialized	Watchdog timer	Enable
Zero flag	(ZF)	Not initialized		\bigcirc
Carry flag	(CF)	Not initialized		\mathcal{O}
Half carry flag	(HF)	Not initialized		Defects I/O cost size iter
Sign flag	(SF)	Not initialized	Output latches of I/O ports	Refer to I/O port circuitry
Overflow flag	(VF)	Not initialized		
Interrupt master enable flag	(IMF)	0		
Interrupt individual enable flags	(EF)	O O		Refer to each of control
Interrupt latches	(IL)	(0)	Control registers	register
			LCD data buffer	Not initialized
	(//		RAM	Not initialized


 Table 2-3
 Initializing Internal Status by Reset Action

2.3.1 External Reset Input

The RESET pin contains a Schmitt trigger (Hysteresis) with an internal pull-up resistor.

When the **RESET** pin is held at "L" level for at least 3 machine cycles (12/fc [s]) with the power supply voltage within the operating voltage range and oscillation stable, a reset is applied and the internal state is initialized.

When the **RESET** pin input goes high, the reset operation is released and the program execution starts at the vector address stored at addresses FFFEH to FFFFH.






2.3.2 Address trap reset

If the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (when WDTCR1<ATAS> is set to "1"), DBR or the SFR area, address trap reset will be generated. The reset time is maximum 24/fc[s] (1.5µs at 16.0 MHz).

Note: The operating mode under address trapped is alternative of reset or interrupt. The address trap area is alternative.



3. Interrupt Control Circuit

The TMP86C822UG has a total of 18 interrupt sources excluding reset. Interrupts can be nested with priorities. Four of the internal interrupt sources are non-maskable while the rest are maskable.

Interrupt sources are provided with interrupt latches (IL), which hold interrupt requests, and independent vectors. The interrupt latch is set to "1" by the generation of its interrupt request which requests the CPU to accept its interrupts. Interrupts are enabled or disabled by software using the interrupt master enable flag (IMF) and interrupt enable flag (EF). If more than one interrupts are generated simultaneously, interrupts are accepted in order which is dominated by hardware. However, there are no prioritized interrupt factors among non-maskable interrupts.

		> / <			
	Interrupt Factors	Enable Condition	Interrupt Latch	Vector Address	Priority
Internal/External	(Reset)	Non-maskaple	- ()	FFFE	1
Internal	INTSWI (Software interrupt)	Non-maskable	- 4(FEFC	2
Internal	INTUNDEF (Executed the undefined instruction interrupt)	Non-maskable	8	FFFC	2
Internal	INTATRAP (Address trap interrupt)	Non-maskable	KL2	FFFA	2
Internal	INTWDT (Watchdog timer interrupt)	Non-maskable	1⊾3 √	FFF8	2
External	INTO	IME• EF4 = 1, INT0EN = 1	L4	FFF6	5
External	INT1	IMF•EF5 = 1	JIL5	FFF4	6
Internal	INTTBT	MF• EF6 = 1	IL6	FFF2	7
Internal	INTTC1	IMF• EF7 = 1) IL7	FFF0	8
Internal		IMF• EF8 = 1	IL8	FFEE	9
External	INT2	IMF• EF9 = 1	IL9	FFEC	10
Internal	INTRXD	IMF• EF10 = 1	IL10	FFEA	11
Internal	INTTXD	IMF• EF11 = 1	IL11	FFE8	12
-	Reserved	IMF• EF12 = 1	IL12	FFE6	13
Internal	INTTC6	IME • EF13 = 1	IL13	FFE4	14
Internal	INTRTC	1MF• EF14 = 1	IL14	FFE2	15
Internal	INTADC	IMF• EF15 = 1	IL15	FFE0	16
-	Reserved	IMF• EF16 = 1	IL16	FFBE	17
External	INT3	IMF• EF17 = 1	IL17	FFBC	18
Internal	INTTC5	IMF• EF18 = 1	IL18	FFBA	19
External		IMF• EF19 = 1	IL19	FFB8	20
- >	Reserved	IMF• EF20 = 1	IL20	FFB6	21
	Reserved	IMF• EF21 = 1	IL21	FFB4	22
- ((Reserved	IMF• EF22 = 1	IL22	FFB2	23
$\langle \cdot \rangle \langle \cdot \rangle$	Reserved	IMF• EF23 = 1	IL23	FFB0	24

Note 1: To use the address trap interrupt (INTATRAP), clear WDTCR1<ATOUT> to "0" (It is set for the "reset request" after reset is cancelled). For details, see "Address Trap".

Note 2: To use the watchdog timer interrupt (INTWDT), clear WDTCR1<WDTOUT> to "0" (It is set for the "Reset request" after reset is released). For details, see "Watchdog Timer".

Note 3: If an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed. For details, refer to the corresponding notes in the chapter on the AD converter.

3.1 Interrupt latches (IL19 to IL2)

An interrupt latch is provided for each interrupt source, except for a software interrupt and an executed the undefined instruction interrupt. When interrupt request is generated, the latch is set to "1", and the CPU is requested to accept the interrupt if its interrupt is enabled. The interrupt latch is cleared to "0" immediately after accepting interrupt. All interrupt latches are initialized to "0" during reset. The interrupt latches are located on address 002EH, 003CH and 003DH in SFR area. Each latch can be cleared to "0" individually by instruction. However, IL2 and IL3 should not be cleared to "0" by software. For clearing the interrupt latch, load instruction should be used and then IL2 and IL3 should be set to "1". If the read-modify-write instructions such as bit manipulation or operation instructions are used, interrupt request would be cleared inadequately if interrupt is requested while such instructions are executed.

Interrupt latches are not set to "1" by an instruction.

Since interrupt latches can be read, the status for interrupt requests can be monitored by software.

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction) In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on

interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Clears interrupt latches	
DI	; IME O
LDW	(ILL), 1110100000111111B ; UL12, IL10 to IL6 ← 0 <
EI	
Example 2 :Reads interrupt latchess	
LD	WA, (ILL) ; W ← ILH, A ← ILL
Example 3 :Tests interrupt latches	
TEST	(ILL). 7 ; if IL7 = 1 then jump
JR	F, SSET
2.2. Interrupt enable regi	
3.2 Interrupt enable regis	Sign Tenk)

The interrupt enable register (EIR) enables and disables the acceptance of interrupts, except for the non-maskable interrupts (Software interrupt, undefined instruction interrupt, address trap interrupt and watchdog interrupt). Non-maskable interrupt is accepted regardless of the contents of the EIR.

The EIR consists of an interrupt master enable flag (IMF) and the individual interrupt enable flags (EF). These registers are located on address 002CH, 003AH and 003BH in SFR area, and they can be read and written by an instructions (Including read-modify-write instructions such as bit manipulation or operation instructions).

3.2.1 Interrupt master enable flag (IMF)

The interrupt enable register (IMF) enables and disables the acceptance of the whole maskable interrupt. While IMF = "0", all maskable interrupts are not accepted regardless of the status on each individual interrupt enable flag (EF). By setting IMF to "1", the interrupt becomes acceptable if the individuals are enabled. When an interrupt is accepted, IMF is cleared to "0" after the latest status on IMF is stacked. Thus the maskable interrupts which follow are disabled. By executing return interrupt instruction [RETI/RETN], the stacked data, which was the status before interrupt acceptance, is loaded on IMF again.

The IMF is located on bit0 in EIRL (Address: 003AH in SFR), and can be read and written by an instruction. The IMF is normally set and cleared by [EI] and [DI] instruction respectively. During reset, the IMF is initialized to "0".

3.2.2 Individual interrupt enable flags (EF19 to EF4)


Each of these flags enables and disables the acceptance of its maskable interrupt. Setting the corresponding bit of an individual interrupt enable flag to "1" enables acceptance of its interrupt, and setting the bit to "0" disables acceptance. During reset, all the individual interrupt enable flags (EF19 to EF4) are initialized to "0" and all maskable interrupts are not accepted until they are set to "1".

Note: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction) In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".

Example 1 :Enables interrupts individually and sets IMF


DI		
LDW	(EIRL), 1110100010100000B	; EF15 to EF13, EF11, EF7, EF5 - 1
:		Note: IMF should not be set
:		
EI		, IMF ← 1
Example 2 :C compiler description exam	nple	\sim
unsigned in	t_io (3AH) EIRL;	/* 3AH shows FIRL address */
_DI();		
EIRL = 1010	0000В;	
:		
_EI();		

Interrupt Latches



Note 3: Do not clear IL with read-modify-write instructions such as bit operations.

Interrupt Enable Registers



Note 1: *: Don't care

Note 2: Do not set IMF and the interrupt enable flag (EF15 to EF4) to "1" at the same time.

Note 3: In main program, before manipulating the interrupt enable flag (EF) or the interrupt latch (IL), be sure to clear IMF to "0" (Disable interrupt by DI instruction). Then set IMF newly again as required after operating on the EF or IL (Enable interrupt by EI instruction)

In interrupt service routine, because the IMF becomes "0" automatically, clearing IMF need not execute normally on interrupt service routine. However, if using multiple interrupt on interrupt service routine, manipulating EF or IL should be executed before setting IMF="1".


3.3 Interrupt Sequence

An interrupt request, which raised interrupt latch, is held, until interrupt is accepted or interrupt latch is cleared to "0" by resetting or an instruction. Interrupt acceptance sequence requires 8 machine cycles (2 µs @16 MHz) after the completion of the current instruction. The interrupt service task terminates upon execution of an interrupt return instruction [RETI] (for maskable interrupts) or [RETN] (for non-maskable interrupts). Figure 3-1 shows the timing chart of interrupt acceptance processing.

3.3.1 Interrupt acceptance processing is packaged as follows.

- a. The interrupt master enable flag (IMF) is cleared to "0" in order to disable the acceptance of any following interrupt.
- b. The interrupt latch (IL) for the interrupt source accepted is cleared to "0".
- c. The contents of the program counter (PC) and the program status word, including the interrupt master enable flag (IMF), are saved (Pushed) on the stack in sequence of PSW + IMF, PCH, PCL. Meanwhile, the stack pointer (SP) is decremented by 3.
- d. The entry address (Interrupt vector) of the corresponding interrupt service program, loaded on the vector table, is transferred to the program counter.
- e. The instruction stored at the entry address of the interrupt service program is executed.

Note: When the contents of PSW are saved on the stack, the contents of IMF are also saved



Note 1: a: Return address entry address, b: Entry address, c: Address which RETI instruction is stored Note 2: On condition that interrupt is enabled, it takes 38/fc [s] or 38/fs [s] at maximum (If the interrupt latch is set at the first machine cycle on 10 cycle instruction) to start interrupt acceptance processing since its interrupt latch is set.

Figure 3-1 Timing Chart of Interrupt Acceptance/Return Interrupt Instruction

Example: Correspondence between vector table address for INTTBT and the entry address of the interrupt service program



Figure 3-2 Vector table address, Entry address

A maskable interrupt is not accepted until the IMF is set to "1" even if the maskable interrupt higher than the level of current servicing interrupt is requested.

In order to utilize nested interrupt service, the IMF is set to "1" in the interrupt service program. In this case, acceptable interrupt sources are selectively enabled by the individual interrupt enable flags.

To avoid overloaded nesting, clear the individual interrupt enable flag whose interrupt is currently serviced, before setting IMF to "1". As for non-maskable interrupt, keep interrupt service shorten compared with length between interrupt requests; otherwise the status cannot be recovered as non-maskable interrupt would simply nested.


3.3.2 Saving/restoring general-purpose registers

During interrupt acceptance processing, the program counter (PC) and the program status word (PSW, includes IMF) are automatically saved on the stack, but the accumulator and others are not. These registers are saved by software if necessary. When multiple interrupt services are nested, it is also necessary to avoid using the same data memory area for saving registers. The following methods are used to save/restore the general-purpose registers.

3.3.2.1 Using PUSH and POP instructions

If only a specific register is saved or interrupts of the same source are nested, general-purpose registers can be saved/restored using the PUSH/POP instructions.


Example :Save/store register using PUSH and POP instructions



3.3.2.2 Using data transfer instructions

To save only a specific register without nested interrupts, data transfer instructions are available.

TOSHIBA



Example :Save/store register using data transfer instructions

PINTxx:


Saving/Restoring general-purpose registers using PUSH/POP data transfer instruction

Figure 3-4 Saving/Restoring General-purpose Registers under Interrupt Processing

3.3.3 Interrupt return

PINTxx:

Interrupt return instructions [RETI]/[RETN] perform as follows.



As for address trap interrupt (INTATRAP), it is required to alter stacked data for program counter (PC) to restarting address, during interrupt service program.

Note: If [RETN] is executed with the above data unaltered, the program returns to the address trap area and (INTATRAP occurs again. When interrupt acceptance processing has completed, stacked data for PCL and RCH are located on address (SP + 1) and (SP + 2) respectively.

Example 1 Returning from address/trap interrupt (INTATRAP) service program

POP	WA	; Recover SP by 2
LD	WA, Return Address	;
PUSH	WA	; Alter stacked data
(interrupt proce	essing)	
RETN		; RETURN

Example 2 :Restarting without returning interrupt

PINTxx

(In this case, PSW (Includes IMF) before interrupt acceptance is discarded.)

INC	SP	; Recover SP by 3
INC	SP	;
INC	SP	;
(interrupt proce	ssing)	
LD	EIRL, data	; Set IMF to "1" or clear it to "0"
JP	Restart Address	; Jump into restarting address

Interrupt requests are sampled during the final cycle of the instruction being executed. Thus, the next interrupt can be accepted immediately after the interrupt return instruction is executed.

- Note 1: It is recommended that stack pointer be return to rate before INTATRAP (Increment 3 times), if return interrupt instruction [RETN] is not utilized during interrupt service program under INTATRAP (such as Example 2).
- Note 2: When the interrupt processing time is longer than the interrupt request generation time, the interrupt service task is performed but not the main task.

3.4 Software Interrupt (INTSW)

Executing the SWI instruction generates a software interrupt and immediately starts interrupt processing (INTSW is highest prioritized interrupt).

Use the SWI instruction only for detection of the address error or for debugging

3.4.1 Address error detection

FFH is read if for some cause such as noise the CPU attempts to fetch an instruction from a non-existent memory address during single chip mode. Code FFH is the SWI instruction, so a software interrupt is generated and an address error is detected. The address error detection range can be further expanded by writing FFH to unused areas of the program memory. Address trap reset is generated in case that an instruction is fetched from RAM, DBR or SFR areas.

3.4.2 Debugging

Debugging efficiency can be increased by placing the SWI instruction at the software break point setting address.

3.5 Undefined Instruction Interrupt (INTUNDEF)

Taking code which is not defined as authorized instruction for instruction causes INTUNDEF. INTUNDEF is generated when the CPU fetches such a code and tries to execute it. INTUNDEF is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTUNDEF interrupt process starts, soon after it is requested.

Note: The undefined instruction interrupt (INTUNDEF) forces CPU to jump into vector address, as software interrupt (SWI) does.

3.6 Address Trap Interrupt (INTATRAP)

Fetching instruction from unauthorized area for instructions (Address trapped area) causes reset output or address trap interrupt (INTATRAP). INTATRAP is accepted even if non-maskable interrupt is in process. Contemporary process is broken and INTATRAP interrupt process starts, soon after it is requested.

Note: The operating mode under address trapped, whether to be reset output or interrupt processing, is selected on watchdog timer control register (WDTCR).

3.7 External Interrupts

The TMP86C822UG has 5 external interrupt inputs. These inputs are equipped with digital noise reject circuits (Pulse inputs of less than a certain time are eliminated as noise).

Edge selection is also possible with INT1 to INT3. The INT0/P63 pin can be configured as either an external interrupt input pin or an input/output port, and is configured as an input port during reset.

Edge selection, noise reject control and INT0/P63 pin function selection are performed by the external interrupt control register (EINTCR).

Source	Pin	Enable Conditions	Release Edge	Digital Noise Reject
INTO	INTO	IMF • EF4 • INT0EN=1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.
INT1	INT1	IMF • EF5 = 1	Falling edge or Rising edge	Pulses of less than 15/fc or 63/fc [s] are elimi- nated as noise. Pulses of 49/fc or 193/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are considered to be signals.
INT2	INT2	IMF • EF9 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.
INT3	INT3	IMF • EF17 = 1	Falling edge or Rising edge	Pulses of less than 7/fc [s] are eliminated as noise. Pulses of 25/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.
INT5	INT5	MF • EF19=1	Falling edge	Pulses of less than 2/fc [s] are eliminated as noise. Pulses of 7/fc [s] or more are considered to be signals. In the SLOW or the SLEEP mode, pulses of less than 1/fs [s] are eliminated as noise. Pulses of 3.5/fs [s] or more are consid- ered to be signals.

Note 1: In NORMAL1/2 or IDLE1/2 mode, if a signal with no noise is input on an external interrupt pin, it takes a maximum of "signal establishment time + 6/fs[s]" from the input signal's edge to set the interrupt latch.

Note 2: When $INTOEN \neq 0^{\circ}$, IL4 is not set even if a falling edge is detected on the \overline{INTO} pin input.

Note 3: When a pin with more than one function is used as an output and a change occurs in data or input/output status, an interrupt request signal is generated in a pseudo manner. In this case, it is necessary to perform appropriate processing such as disabling the interrupt enable flag.

External Interrupt Control Register

EINTCR	7	6	5	4	3	2	1	0	
(0037H)	INT1NC	INT0EN	-	-	INT3ES	INT2ES	INT1ES		(Initial value: 00** 000*)

INT1NC	Noise reject time select	0: Pulses of less than 63/fc [s] are eliminated as noise 1: Pulses of less than 15/fc [s] are eliminated as noise	R/W
INTOEN	P63/INT0 pin configuration	0: P63 input/output port 1: INTO pin (Port P63 should be set to an input mode)	R/W
INT3 ES	INT3 edge select	0: Rising edge 1: Falling edge	R/W
INT2 ES	INT2 edge select	0: Rising edge 1: Falling edge	R/W
INT1 ES	INT1 edge select	0: Rising edge 1: Falling edge	R/W

Note 1: fc: High-frequency clock [Hz], *: Don't care

Note 2: When the system clock frequency is switched between high and low or when the external interrupt control register (EINTCR) is overwritten, the noise canceller may not operate normally. It is recommended that external interrupts are disabled using the interrupt enable register (EIR).

Note 3: The maximum time from modifying INT1NC until a noise reject time is changed is 26/fc.

4. Special Function Register (SFR)

The TMP86C822UG adopts the memory mapped I/O system, and all peripheral control and data transfers are performed through the special function register (SFR) or the data buffer register (DBR). The SFR is mapped on address 0000H to 003FH, DBR is mapped on address 0F80H to 0FFFH.

This chapter shows the arrangement of the special function register (SFR) and data buffer register (DBR) for TMP86C822UG.

4.1 SFR

Address	Read Write		
0000H	Réserved		
0001H	PIDR		
0002H			
0003H	P3DR		
0004H	R3OUTCR		
0005H	P5DR		
0006H	P6DR		
0007H	P7DR		
0008H	Reserved		
0009H	P1CR		
000AH	R5CR		
000BH	P6GR1		
000CH	P6CR2		
000DH	P7CR		
000EH	ADÇCR1		
000FH	ADCCR2		
0010H	TREGIAL		
0011H	TREG1AM		
0012H	TREG1AH		
0013H	TREG1B		
∧ ∧ ^{0014H}	TC1CR1		
0015H	TC1CR2		
0016H	TC1SR -		
0017H	RTCCR		
Ø018H	Reserved		
0019Н (С	Reserved		
001AH	TC5CR		
001BH	TC6CR		
001CH	Reserved		
001DH	Reserved		
001EH	TTREG5		
001FH	TTREG6		
0020H	ADCDR2 -		
0021H	ADCDR1 -		
0022H	Reserved		
0023H	Reserved		
0024H	Reserved		
0025H	UARTSR UARTCR1		

0026H - UARTCR2 0027H LCDCR 0028H Reserved 0029H Reserved 002AH PWREG5 002EH PWREG6 002CH EIRE 002DH Reserved 002EH ILE 002FH Reserved 002FH Reserved 002FH Reserved 0030H Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H SYSCR1 0036H SYSCR1 0038H SYSCR2 003AH EIRL 003BH EIRH 003CH ILL 003CH ILL	Address	Read	Write
0028H Reserved 0029H Reserved 002AH PWREG5 002BH PWREG6 002CH EIRE 002DH Reserved 002EH ILE 002FH Reserved 002FH Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Syscra 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0038H SYSCR2 0038H EIRL 0038H EIRL 0038H EIRL 0038H EIRH 0038H EIRH 0038H EIRH 0038H EIRH	0026H	-	UARTCR2
0029H Reserved 002AH PWREG5 002BH PWREG6 002CH EIRE 002DH Reserved 002EH ILE 002FH Reserved 0030H Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Served 0038H Ser	0027H	LCI	DCR
002AH PWREG5 002BH PWREG6 002CH EIRE 002DH Reserved 002EH ILE 002FH Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Reserved 0033H Syscration 0033H FBTCR 0033H SYSCR1 0038H SYSCR2 0038H EIRL 0038H EIRL 0038H EIRL 0038H EIRH 0038H EIRH 0038H EIRH	0028H	Rese	erved
002BH PWREG6 002CH EIRE 002DH Reserved 002EH ILE 002FH Reserved 0030H Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0032H Reserved 0033H Reserved 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0038H SYSCR2 003AH EIRL 003BH EIRL 003BH EIRL 003CH ILL	0029H	Rese	erved
002CH EIRE 002DH Reserved 002EH ILE 002FH Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0032H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 0038H EIRL 0038H EIRL 0038H ILL	002AH	PWF	REG5
002DH Reserved 002EH ILE 002FH Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0032H Reserved 0033H Reserved 0034H - 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0038H SYSCR2 0038H EIRL 0038H EIRL 0038H EIRH 0038H EIRH	002BH	PWF	REG6
002EH ILE 002FH Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0034H - 0035H - 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH EIRH 003CH ILL	002CH	EI	RE (())
002FH Reserved 0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0033H Reserved 0034H - 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH ILL	002DH	Res	erved
0030H Reserved 0031H Reserved 0032H Reserved 0033H Reserved 0034H - 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH ILL	002EH	IL	E ((//))
0031H Reserved 0032H Reserved 0033H Reserved 0033H - 0034H - 0035H - 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH ILL	002FH	Res	erved
0032H Reserved 0033H Reserved 0034H - WDTCR1 0035H - WDTCR2 0036H TBTCR WDTCR2 0037H EINTCR SYSCR1 0039H SYSCR2 O03AH 003BH EIRL O03BH 003CH ILL ILL	0030H	Res	erved
0033H Reserved 0034H - WDTCR1 0035H - WDTCR2 0036H TBTCR WDTCR2 0037H EINTCR EINTCR 0038H SYSCR1 SYSCR2 003AH EIRL O03BH 003BH EIRL ILL	0031H	Res	erved
0034H - WDTCR1 0035H - WDTCR2 0036H TBTCR WDTCR2 0037H EINTCR EINTCR 0038H SYSCR1 SYSCR2 003AH EIRL O03BH 003BH EIRL EIRL 003CH ILL ILL	0032H	Res	erved
0035H - WDTCR2 0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH EIRL 003CH ILL	0033H	Res	erved
0036H TBTCR 0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH EIRL 003CH ILL	0034H	- (7)	WDTCR1
0037H EINTCR 0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH EIRL 003CH ILL	0035H	- (//)) (WDTCR2)
0038H SYSCR1 0039H SYSCR2 003AH EIRL 003BH EIRL 003CH ILL	0036H	TB	TCR
0039H SYSCR2 003AH EIRL 003BH EIRH 003CH ILL	0037H	EIN	TCR
003AH EIRL 003BH EIRH 003CH ILL	0038H	SYS	SCR1
003BH EIRH 003CH ILL	0039H	SYS	SCR2
003CH ILL	003AH	EI	RL (V/)
	003BH	El El	RH
003DH	003CH		L
	003DH		H //
003EH Reserved	003EH	Res	erved
003FH PSW	003FH	PS PS	SW

Note 1: Do not access reserved areas by the program.

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical-operation instructions such as AND, OR, etc.).

TOSHIBA

4.2 DBR

, ,

Address	Read	Write
0F80H	Rese	erved
0F81H	Rese	erved
0F82H	Rese	erved
0F83H	Rese	erved (()
0F84H	SE	G9
0F85H	SEG	11/10
0F86H	SEG	13/12
0F87H	SEG	15/14
0F88H	SEG	17/16
0F89H		19/18
0F8AH	SEG	21/20
0F8BH	SEG:	23/22
0F8CH	SEG:	25/24
0F8DH	SEG	27/26
0F8EH	SEG	29/28
0F8FH		31/30
0F90H	SIO	BRO
0F91H		BR1 ((/ / /)
0F92H	SIO	BR2
0F93H	SIO	BR3
0F94H	SIQ	BR4
0F95H	sið	BR5
0F96H	SIO	BR6
0F97H	SIO	BR7
0F98H		SIOCR1
0F99Н	SIOSR	SIOCR2
0F9AH	\sim (7/ \diamond	STOPCR
0F9BH	RDBUE	TDBUF
0F9CH	P2PRD	-
0F9DH	P3PRD	-
OF9EH	P1L	_CR
0F9FH	✓ P5L	_CR

Address	Read	Write
0FA0H	P7L	
0FA1H	Rese	
0FA2H	Rese	
0FA3H	Rese	erved
0FA4H	Rese	
0FA5H	Rese	
0FA6H	Rese	
0FA7H	Rese	
0FA8H	Rese	$-(\Omega / \Lambda)$
0FA9H		erved
0FAAH		erved
0FABH	Rese	
0FACH	Rese	
0FADH	Rese	
0FAEH		rved
0FAFH	Reșe	
0FB0H	Rese	
0FB1H	Rese	
0FB2H	Rese	
0FB3H	Rese	
0FB4H		erved
0FB5H	Rese	
0FB6H		erved
0FB7H	Rese	erved
0FB8H	Rese	
0FB9Н	Rese	erved
ОГВАН	Rese	erved
ОГВВН	Rese	erved
ОГВЕН	Rese	erved
ОБВОН	Rese	erved
OFBEH	Rese	erved
OFBEH	Rese	
\sim		
Address	Read	Write
OFCOH	Rese	erved
		:
	Rese	erved
Address) Read	Write
OFEOH	Rese	erved

Note 1: Do not access reserved areas by the program.

0FFFH

Note 2: -; Cannot be accessed.

Note 3: Write-only registers and interrupt latches cannot use the read-modify-write instructions (Bit manipulation instructions such as SET, CLR, etc. and logical operation instructions such as AND, OR, etc.).

Reserved

5. I/O Ports


	Primary Function	Secondary Functions
Port P1	8-bit I/O port	External interrupt input, UART input/output, serial interface input/output and segment output.
Port P2	3-bit I/O port	Low-frequency resonator connections, external interrupt input, STOP mode release signal input.
Port P3	2-bit I/O port 1-bit output port	Timer/counter input/output and divider output.
Port P5	8-bit I/O port	LCD Segment output.
Port P6	4-bit I/O port	Analog input, external interrupt input, timer/counter input and STOP mode release signal input.
Port P7	7-bit I/O port	LCD Segment output.

The TMP86C822UG have 6 parallel input/output ports (33 pins) as follows.

Each output port contains a latch, which holds the output data. All input ports do not have latches, so the external input data should be externally held until the input data is read from outside or reading should be performed several timer before processing. Figure 5-1 shows input/output timing examples.

External data is read from an I/O port in the S1 state of the read cycle during execution of the read instruction. This timing cannot be recognized from outside, so that transient input such as chattering must be processed by the program.

Output data changes in the S2 state of the write cycle during execution of the instruction which writes to an I/O port.



Note: The positions of the read and write cycles may vary, depending on the instruction.

Figure 5-1 Input/Output Timing (Example)



5.1 Port P1 (P17 to P10)

Port P1 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is specified by the P1 control register (P1CR).

During reset, the P1DR, P1CR and P1LCR are initialized to "0".

Port P1 is also used as UART input/output, an external interrupt input, serial interface input/output and segment output of LCD. It is necessary to set registers for using each function. The following table shows register programming for multi function ports. When the port P16 is used, set not only P16 port registers but also P31 port register. Also set not only port P17 registers but also P32 register similarly. Though the TMP86C822UG do not have P31 and P32 ports, it is necessary to set P3 port registers for keeping software compatibility with TMP86C923XB. For detail, refer to Table 5-2 and Table 5-3 and then refer to description of P3OUTCR and P3DR registers.

 Table 5-1
 Register programming for P15 to P10

Function (Port P15 to P10)	~	Programmed Value	e
	P1DR[5:0]	P1CR[5:0]	P1LCR[5:0]
Port input, UART input, SIO input or external interrupt input	*	"0"	
Port "0" output	"0"	"1"	"0"
Port "1" output and UART output		"1"	"0"
LCD segment output		*	

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-2	Register programming for P16
-----------	------------------------------

		У	rogrammed Valu	ue /	
Function (Port P16)	P1DR[6]	P1CR[6]	P1LCR[6]	P3DR[1]	P3OUTCR[1] (SIOEN1)
SIO output	*	"0" 🤇	"0"		"1"
Port input)) *	"0"	~~"0"		
Port "0" output	"0")) "0"	"1"	"0"
Port "1" output	"1"		"0"		0
LCD segment output		*	"1"		

Note 1: When P16 is used as port output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

STEP 1. P3OUTCR<SIOEN1> = "0 STEP 2 P1/LCR[6] = "0" STEP 3. P1CR[6] = "1"

Note 2: When P16 is used as SO output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

STEP 1. P1LCR[6]="0" STEP 2. P1CR[6]="0" STEP 3. P3OUTCR<SIOEN1>="1"

Note 3: Asterisk (*) indicates "1" or "0" either of which can be selected.

Table 5-3Register programming for P17

		Programmed Value				
Function (Port P17)	P1DR[7]	P1CR[7]	P1LCR[7]	P3DR[2]	P3OUTCR[2] (SIOEN2)	
SIO output	*	"0"	"0"		"1 "	
Port input or SIO input	*	"0"	"0"	(\square	
Port "0" output	"0"	"1"	"0"	"1"		
Port "1" output	"1"	"1"	"0" <	\setminus (7/		
LCD segment output	*	*	"1"		J	

Note 1: When P17 is used as port output, set in order each registers as follows. If it is not set appropriately, an overcurrent may flow causing damage to the emulation chip (86C923XB).

STEP 1. P3OUTCR<SIOEN2> = "0" STEP 2 P1LCR[7] = "0" STEP 3. P1CR[7] = "1"

Note 2: When P17 is used as SCK output, set in order each registers as follows. If it is not set appropriately an overcurrent may flow causing damage to the emulation chip (86C923XB).

 $^{\sim}$


STEP 1. P1LCR[7]="0" STEP 2. P1CR[7]="0" STEP 3. P3OUTCR<SIOEN2>="1"

Note 3: Asterisk (*) indicates "1" or "0" either of which can be selected

Table 5-4Values Read from P1DR and register programming

	Conc	ditions	Values Read from P1DR
	P1CR	P1LCR	values Read from P1DR
	"0"	"0"	Termina) input data
		"1"	"0"
	"1"	"0" "1"	Output latch contents
			>
$\langle \rangle \rangle$	~		
	\land	\sim	
	$\leq ($		
		\searrow	
	$\langle () \rangle_{\wedge} \langle$)	
\searrow	\searrow		





- Note 1: When P16 and P17 is used as port output or SIO output, set in order each registers according to notes of Table 5-2 and Table 5-3.
- Note 2: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch (P1DR) contents for the port in input mode might be changed by executing a bit manipulation instruction.

5.2 Port P2 (P22 to P20)

Port P2 is a 3-bit input/output port.

It is also used as an external interrupt, a STOP mode release signal input, and low-frequency crystal oscillator connection pins. When used as an input port or a secondary function pins, respective output latch (P2DR) should be set to "1".


During reset, the output latch is initialized to "1".

A low-frequency crystal oscillator (32.768 kHz) is connected to pins P21 (XTIN) and P22 (XTOUT) in the dualclock mode. In the single-clock mode, pins P21 and P22 can be used as normal input/output ports.

It is recommended that pin P20 should be used as an external interrupt input, a STOP mode release signal input, or an input port. If it is used as an output port, the interrupt latch is set on the falling edge of the output pulse.

P2 port output latch (P2DR) and P2 port terminal input (P2PRD) are located on their respective address.

When read the output latch data, the P2DR register should be read and when read the terminal input data, the P2PRD register should be read. If a read instruction is executed for port P2, read data of bits 7 to 3 are unstable.



Note: Port P20 is used as STOP pin. Therefore, when stop mode is started, OUTEN does not affect to P20, and P20 becomes High-Z mode.

5.3 Port P3 (P37, P34 to P33)

Port P3 is a 1-bit output and a 2-bit input/output port. It can be selected whether output circuit of P34 to P33 port is C-MOS output or a sink open drain individually, by setting P3OUTCR. When a corresponding bit of P3OUTCR is "0", the output circuit is selected to a sink open drain and when a corresponding bit of P3OUTCR is "1", the output circuit is selected to a C-MOS output.

During reset, the P3DR is initialized to "1", and the P3OUTCR is initialized to "0".

Port P3 is also used as a timer/counter input/output, divider output. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.

P3 port output latch (P3DR) and P3 port terminal input (P3PRD) are located on their respective address. When read the output latch data, the P3DR should be read and when read the terminal input data, the P3PRD register should be read. If a read instruction is executed for each registers of P3 port, read data of reserved bits are unstable.





Figure 5-4 Port 3

TOSHIBA





5.4 Port P5 (P57 to P50)

Port P5 is an 8-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is spedified by the P5 control register (P5CR).


During reset, the P5DR, P5CR and P5LCR are initialized to "0".

Port P5 is also used as a segment output of LCD. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.


Table 5-7 Register programming for P57 to P50

Function (Port DE7 to DE0)		Programmed Value	e))	
Function (Port P57 to P50)	P5DR[7:0]	P5CR[7:0]	P5LCR[7:0]	
Port input	*	"0"	"0"	
Port "0" output	"0"	mq."	"0"	
Port "1" output and UART output	"1"	"1"	"0"	
LCD segment output	*(7)	~~·	"1"	\geq


Note: Asterisk (*) indicates "1" or "0" either of which can be selected.







TOSHIBA



Note: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch (P5DR) contents for the port in input mode might be changed by executing a bit manipulation instruction.

Page 57



5.5 Port P6 (P64 to P61)

Port P6 is an 4-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is specified by the P6 control register (P6CR1) and input control register (P6CR2).

During reset, the output latch (P6DR) and P6CR1 are initialized to "0", P6CR2 is initialized to "1".


Port P6 is also used as an analog input, Key on Wake up input, timer/counter input and external interrupt input. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.




				-
Europtics (Part D64 to D61)		Programmed Valu	e	
Function (Port P64 to P61)	P6DR[4:1]	P6CR1[4:1]	P6CR2[4:1]	
Port input, external interrupt input or timer counter input	*	"0"	"1"	
Analog input or Key on wake up input	*	"0"	"0"	\sim
Port "0" output	"0") "1" <	()	\sim
Port "1" output	TH.	"1"	*	\mathcal{D}

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.


	Table 5-10	Values Read fro	m P6DR and	register pro	ogramming
--	------------	-----------------	------------	--------------	-----------



TOSHIBA



Note 1: Make sure to write "0" to bit7 to bit5, bit0 in P6CR1.





5.6 Port P7 (P76 to P70)

Port P7 is a 7-bit input/output port which can be configured as an input or an output in one-bit unit. Input/output mode is spedified by the P7 control register (P7CR).

During reset, the P7DR, P7CR and P7LCR are initialized to "0".

Port P7 is also used as a segment output of LCD. It is necessary to set registers for using each function. The following table shows register programming for multi function ports.

Table 5-11 Register programming for P76 to P70

Europian (Dect DZC to DZO)		Programmed Value	$\bigcirc)$
Function (Port P76 to P70)	P7DR[6:0]	P7CR[6:0]	P7LCR[6:0]
Port input	*		"0"
Port "0" output	"0"	mq"	"0"
Port "1" output and UART output	"1"	"1"	"0"
LCD segment output	*(7)	*	"1"

Note: Asterisk (*) indicates "1" or "0" either of which can be selected.






Table 5-12 Values Read from R7DR and register programming



TOSHIBA



Note: The port placed in input mode reads the pin input state. Therefore, when the input and output modes are used together, the output latch (P7DR) contents for the port in input mode might be changed by executing a bit manipulation instruction.



6. Watchdog Timer (WDT)


The watchdog timer is a fail-safe system to detect rapidly the CPU malfunctions such as endless loops due to spurious noises or the deadlock conditions, and return the CPU to a system recovery routine.

The watchdog timer signal for detecting malfunctions can be programmed only once as "reset request" or "interrupt request". Upon the reset release, this signal is initialized to "reset request".

When the watchdog timer is not used to detect malfunctions, it can be used as the timer to provide a periodic interrupt.

Note: Care must be taken in system design since the watchdog timer functions are not be operated completely due to effect of disturbing noise.

6.1 Watchdog Timer Configuration



6.2 Watchdog Timer Control

The watchdog timer is controlled by the watchdog timer control registers (WDTCR1 and WDTCR2). The watchdog timer is automatically enabled after the reset release.

6.2.1 Malfunction Detection Methods Using the Watchdog Timer

The CPU malfunction is detected, as shown below.


- 1. Set the detection time, select the output, and clear the binary counter.
- 2. Clear the binary counter repeatedly within the specified detection time)

If the CPU malfunctions such as endless loops or the deadlock conditions occur for some reason, the watchdog timer output is activated by the binary-counter overflow unless the binary counters are cleared. When WDTCR1<WDTOUT> is set to "1" at this time, the reset request is generated and then internal hardware is initialized. When WDTCR1<WDTOUT> is set to "0", a watchdog timer interrupt (INTWDT) is generated.

The watchdog timer temporarily stops counting in the STOP mode including the warm-up or IDLE/SLEEP mode, and automatically restarts (continues counting) when the STOP/IDLE/SLEEP mode is inactivated.

Note: The watchdog timer consists of an internal divider and a two-stage binary counter. When the clear code 4EH is written, only the binary counter is cleared, but not the internal divider. The minimum binary counter overflow time, that depends on the timing at which the clear code (4EH) is written to the WDTCR2 register, may be 3/ 4 of the time set in WDTCR1<WDTT>. Therefore, write the clear code using a cycle shorter than 3/4 of the time set to WDTCR1<WDTT>.

Example :Setting the watchdog timer detection time to 2²¹/fc [s], and resetting the CPU malfunction detection




Watchdog Timer Control Register 1

WDTCR1	7	6	5	4	3		2	1	0		
(0034H)			(ATAS)	(ATOUT)	WDT	ΈN	WD	TT	WDTOUT	(Initial value: **11	1001)
1		1								_	
	WDTEN	Watchdog	g timer enable	e/disable	0: Disat 1: Enab	•	/riting the disa	able code t	o WDTCR2 is	required.)	Write only
							NORM	AL1/2 mod	le	SLOW1/2	
	Watchdog timer detection time				DV7CK = 0	D\	/7CK = 1 ((mode			
			tion time	00		2 ²⁵ /fc		2 ¹⁷ /fs	2 ¹⁷ /fs	Write	
	WDTT	[s]	01		2 ²³ /fc	\langle	2 ¹⁵ /fs	2 ¹⁵ fs	only		
					10		2 ²¹ fc		2 ¹³ /fs	2 ¹³ fs	
					11		2 ¹⁹ /fc		2 ¹¹ /fs	2 ¹¹ /fs	
	WDTOUT	Watchdog	g timer outpu	t select	0: Interr 1: Rese	•					Write only
									\sim	$\langle \gamma \rangle$	>

Note 1: After clearing WDTOUT to "0", the program cannot set it to "1".

- Note 2: fc: High-frequency clock [Hz], fs: Low-frequency clock [Hz], f: Don't care Note 3: WDTCR1 is a write-only register and must not be used with any of read-modify-write instructions. If WDTCR1 is read, a don't care is read.
- Note 4: To activate the STOP mode, disable the watchdog timer or clear the counter immediately before entering the STOP mode. After clearing the counter, clear the counter again immediately after the STOP mode is inactivated.
- Note 5: To clear WDTEN, set the register in accordance with the procedures shown in "1.2.3 Watchdog Timer Disable".

Watchdog Timer Control Register 2



Note 1: The disable code is valid only when WDTCR1<WDTEN> = 0.

Note 2: *: Don't care

Note 3: The binary counter of the watchdog timer must not be cleared by the interrupt task.

Note 4: Write the clear code 4EH using a cycle shorter than 3/4 of the time set in WDTCR1<WDTT>.

6.2.2 Watchdog Timer Enable

Setting WDTCR1<WDTEN> to "1" enables the watchdog timer. Since WDTCR1<WDTEN> is initialized to "1" during reset, the watchdog timer is enabled automatically after the reset release.

6.2.3 Watchdog Timer Disable

To disable the watchdog timer, set the register in accordance with the following procedures. Setting the register in other procedures causes a malfunction of the microcontroller.

- 1. Set the interrupt master flag (IMF) to "0".
- 2. Set WDTCR2 to the clear code (4EH).
- 3. Set WDTCR1<WDTEN> to "0".
- 4. Set WDTCR2 to the disable code (B1H).

Note: While the watchdog timer is disabled, the binary counters of the watchdog timer are cleared.

Example :Disabling the watchdog timer



Clears the binary coutner WDTEN \leftarrow 0, WDTCR2 \leftarrow Disable code

Table 6-1 Watchdog Timer Detection Time (Example: fc = 16.0/MHz, fs = 32.768 kHz)

IMF €

	Watchdog Timer Detection Time[s]							
WDTT	NORMAL	SLOW						
	DV7CK = 0	DV7CK = 1	mode					
00	2.097	4	4					
01	524.288 m	1	1					
10	131.072 m	250 m	250 m					
11	32.768 m	62.5 m	62.5 m					
/		(// 5)						

6.2.4 Watchdog Timer Interrupt (INTWDT)

When WDTCR1<WDTOUT> is cleared to "0", a watchdog timer interrupt request (INTWDT) is generated by the binary-counter overflow.

A watchdog timer interrupt is the non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When a watchdog timer interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new watchdog timer interrupt is processed immediately and the previous interrupt is held pending. Therefore, if watchdog timer interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.


To generate a watchdog timer interrupt, set the stack pointer before setting WDTCR1<WDTOUT>.

Example :Setting watchdog timer interrupt

LD	SP, 023FH	: Sets the stack pointer
LD	(WDTCR1), 00001000B	: WDTOUT ← 0


6.2.5 Watchdog Timer Reset

When a binary-counter overflow occurs while WDTCR1<WDTOUT> is set to "1", a watchdog timer reset request is generated. When a watchdog timer reset request is generated, the internal hardware is reset. The reset time is maximum 24/fc [s] (1.5 µs @ fc = 16.0 MHz).



6.3 Address Trap

The Watchdog Timer Control Register 1 and 2 share the addresses with the control registers to generate address traps.



6.3.1 Selection of Address Trap in Internal RAM (ATAS)

WDTCR1<ATAS> specifies whether or not to generate address traps in the internal RAM area. To execute an instruction in the internal RAM area, clear WDTCR1<ATAS> to "0". To enable the WDTCR1<ATAS> setting, set WDTCR1<ATAS> and then write D2H to WDTCR2.

Executing an instruction in the SER or DBR area generates an address trap unconditionally regardless of the setting in WDTCR1<ATAS

6.3.2 Selection of Operation at Address Trap (ATOUT)

When an address trap is generated, either the interrupt request or the reset request can be selected by WDTCR1<ATOUT>.

6.3.3 Address Trap Interrupt (INTATRAP)

While WDTCR1<ATOUT is "0", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap interrupt (INTATRAP) will be generated.

An address trap interrupt is a non-maskable interrupt which can be accepted regardless of the interrupt master flag (IMF).

When an address trap interrupt is generated while the other interrupt including a watchdog timer interrupt is already accepted, the new address trap is processed immediately and the previous interrupt is held pending. Therefore, if address trap interrupts are generated continuously without execution of the RETN instruction, too many levels of nesting may cause a malfunction of the microcontroller.

To generate address trap interrupts, set the stack pointer beforehand.

6.3.4 Address Trap Reset


While WDTCR1<ATOUT> is "1", if the CPU should start looping for some cause such as noise and an attempt be made to fetch an instruction from the on-chip RAM (while WDTCR1<ATAS> is "1"), DBR or the SFR area, address trap reset will be generated.

When an address trap reset request is generated, the internal hardware is reset. The reset time is maximum $24/\text{fc} [s] (1.5 \ \mu\text{s} @ \text{fc} = 16.0 \text{ MHz}).$

Note: When an address trap reset is generated in the SLOW1 mode, the reset time is maximum 24/fc (high-frequency clock) since the high-frequency clock oscillator is restarted. However, when crystals have inaccuracies upon start of the high-frequency clock oscillator, the reset time should be considered as an approximate value because it has slight errors.

7. Time Base Timer (TBT)

The time base timer generates time base for key scanning, dynamic displaying, etc. It also provides a time base timer interrupt (INTTBT).



Note 1: fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz], *; Don't care

Note 2: The interrupt frequency (TBTCK) must be selected with the time base timer disabled (TBTEN="0"). (The interrupt frequency must not be changed with the disable from the enable state.) Both frequency selection and enabling can be performed simultaneously.

Example :Set the time base timer frequency to $fc/2^{16}$ [Hz] and enable an INTTBT interrupt.

LD	(TBTCR), 00000010B	; TBTCK \leftarrow 010	
LD	(TBTCR), 00001010B	; TBTEN $\leftarrow 1$	(
DI		; IMF ← 0	
SET	(EIRL) . 6	\sim	775

	Table 7-1	Time Base Timer Interrupt Frequency	(Example : fc = 16,0 MHz, fs = 32.768 kHz)
--	-----------	-------------------------------------	--

	Time Base Timer Interrupt Frequency [Hz]								
твтск		e base filler interrupt (requericy							
15TOK	NORMAL1/2, IDLE1/2 Mode	NORMAL1/2, IDLE1/2 Mode	SLOW1/2, SLEEP1/2 Mode						
	DV7CK = 0	DV7CK = 1							
000	1.91	(\swarrow)	\diamond (\bigcirc)						
001	7.63	4	4						
010	244.14	128							
011	976.56	512							
100	1953.13	1024	775 -						
101	3906.25	2048	-						
110	7812.5	4096	_						
111	31250	16384) –						

7.1.3 Function

An INTTBT (Time Base Timer Interrupt) is generated on the first falling edge of source clock (The divider output of the timing generate which is selected by TBTCK) after time base timer has been enabled.

The divider is not cleared by the program; therefore, only the first interrupt may be generated ahead of the set interrupt period (Figure 7-2-).





Figure 7-2 Time Base Timer Interrupt

7.2 Divider Output (DVO)

Approximately 50% duty pulse can be output using the divider output circuit, which is useful for piezoelectric buzzer drive. Divider output is from $\overline{\text{DVO}}$ pin.

7.2.1 Configuration



Note: Selection of divider output frequency (DVOCK) must be made while divider output is disabled (DVOEN="0"). Also, in other words, when changing the state of the divider output frequency from enabled (DVOEN="1") to disable(DVOEN="0"), do not change the setting of the divider output frequency.

Example :1.95 kHz pulse output (fc = 16.0 MHz)

	LD LD	(TBTCR), 00000000 (TBTCR), 10000000		DCK ← "00" DEN ← "1"	
Т	able 7-2	Divider Output Fre	equency (Example	e : to = 16.0 MHz	, fs = 32.768 kHz)
Г		Di	vider Output Frequency [H	łz]	7
	DVOCK	NORMAL1/2, I	DLE1/2 Mode	SLOW1/2, SLEEP1/2	\frown
		DV7CK = 0	DV7CK = 1	Mode	
	00	1.953 k	1.024 k	1.024 k	
	01	3.906 k	2.048 k	2.048 k ((
	10	7.813 k	4.096 k	4.096 k	
	11	15.625 k	8.192 k	8.192 k	

8. 18-Bit Timer/Counter (TC1)

8.1 Configuration





Figure 8-1 Timer/Counter1

8.2 Control

The Timer/counter 1 is controlled by timer/counter 1 control registers (TC1CR1/TC1CR2), an 18-bit timer register (TREG1A), and an 8-bit internal window gate pulse setting register (TREG1B).



Timer/counter 1 control register 1

	-	7	6	5	4	3	2	1	0		
TC1CR1 TC1C TC1S (0014H)				TC1CK TC1M (Initial value: 1000				(Initial value: 1000	1000)		
	TC1C	Counter/ov controll	Counter/overfow flag 0: Clear Counter/overflow flag ("1" is automatically set after clearing.) controll 1: Not clear Counter/overflow flag							R/W	
	TC1S	TC1 start o	control	trol 00: Stop and counter clear and overflow flag clear 10: Start *1: Reserved						R/W	
					NORM DV7CH	K="0"	LE1/2 mode DV7CK=' fc	(SLOW1/2 mode	SLEEP1/2 mode	
	TC1CK TC1 source clock select		000: 001: 010: 011: 100: 101: 110: 111:	fs fc/2 fc/2 fc/2 fc/2 fc/2	23 13 2 ¹¹ 2 ⁷	fs (fs/2 ¹⁵) (fs/2 ⁵) (fs/2 ³) (fc/2 ⁷) (fc/2 ³) (fc/2 ³)		(i) 15/2 ¹⁵ 15/2 ³ -	RW		
	TC1M	TC1 mode	select	00: 01: 10: 11:	Reserved Pulse wit	dth measu	\sim	de))	R/W

Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] *(, Don't care

- Note 2: Writing to the low-byte of the timer register 1A (TREG1AL, TREG1AM), the compare function is inhibited until the highbyte (TREG1AH) is written
- Note 3: Set the mode and source clock, and edge (selection) when the TC1 stops (TC1S=00).
- Note 4: "fc" can be selected as the source clock only in the timer mode during SLOW mode and in the pulse width measurement mode during NORMAL 1/2 or IDLE 1/2 mode.
- Note 5: When a read instruction is executed to the timer register (TREG1A), the counter immediate value, not the register set value, is read out. Therefore it is impossible to read out the written value of TREG1A. To read the counter value, the read instruction should be executed when the counter stops to avoid reading unstable value.

Note 6: Set the timer register (TREG1A) to \geq 1.

Note 7: When using the timer mode and pulse width measurement mode, set TC1CK (TC1 source clock select) to internal clock.

Note 8: When using the event counter mode, set TC1CK (TC1 source clock select) to external clock.

Note 9: Because the read value is different from the written value, do not use read-modify-write instructions to TREG1A.

Note 10:fc/27, fc/23 can not be used as source clock in SLOW/SLEEP mode.

Note 11: The read data of bits 7 to 2 in TREG1AH are always "0". (Data "1" can not be written.)

Timer/Counter 1 control register 2

		7		6	5	4		3	2	1	0		
TC1CR2 (0015H) SEC		SEG	SGP SGEDO		G	WGPSCK TC60		TC6OUT	"0"	(Initial value: (0000 000*)		
		SEG		ternal input lect	clock (ECI	N) edge	0: 1:	Counts at Counts at	•	edge falling/rising)	edges		R/W
	SGP Window gate pulse select			00: 01: 10: 11:		ndow gate	e pulse (TRE C6)output	G1B)		R/W			
	s	GEDG		indow gate lect	pulse interr	upt edge	0: 1:						
							NORMAL DV7CK=	- ((/2 modes /7CK="1"	SLOW1/2 mode	SLEEP1/2 mode	>	
	W	GPSCK		indow gate lect	pulse sourc	ce clock	00: 01: 10: 11:	2 ¹² /fc 2 ¹³ /fc 2 ¹⁴ /fc Reserve		2 ⁴ /fs 2 ⁵ /fs 2 ⁶ /fs eserved	2 ⁴ /fs 2 ⁵ /fs 2 ⁶ /fs Reserved	2 ⁴ /fs 2 ⁵ /fs 2 ⁶ /fs Reserved	R/W
	T	C6OUT		C6 output (F ternal outpu		/PPG6)	0: 1:	Output to No output	~				R/W

Note 1: fc; High-frequency clock [Hz] fs; Low-frequency clock [Hz] *; Don't care


Note 2: Set the mode, source clock, and edge (selection) when the TC1 stops (TC/S = 00).

Note 3: If there is no need to use PWM6/PDO6/PPG6 as window gate pulse of TC1 always write "0" to TC6OUT.

Note 4: Make sure to write TC1CR2 "0" to bit 0 in TC1CR2.

Note 5: When using the event counter mode or pulse width measurement mode, set SEG to "0".

TC1 status register



8.3 Function

TC1 has four operating modes. The timer mode of the TC1 is used at warm-up when switching form SLOW mode to NORMAL2 mode.


8.3.1 Timer mode


In this mode, counting up is performed using the internal clock. The contents of TREGIA are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared. Counting up resumes after the counter is cleared.

	Source	e Clock	\sim	Resolution Maximum			Time Setting	
NORMAL1/2,	IDLE1/2 Mode	SLOW Mode	SLEEP Mode	fc = 16 MHz	fs =32.768	fc = 16 MHz	fs =32.768	
DV7CK = 0	DV7CK = 1		SLEEP MODE		kHz		kHz	
fc/2 ²³ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	fs/2 ¹⁵ [Hz]	0.52 s	1 s	38.2 h	72.8 h	
fc/2 ¹³	fs/2 ⁵	fs/2 ⁵	fs/2 ⁵	512 ms	0.98 ms	2.2 min	4.3 min	
fc/2 ¹¹	fs/2 ³	fs/2 ³	fs/2 ³	128 ms	244 ms	0.6 min	1.07 min	
fc/2 ⁷	fc/2 ⁷	<u> </u>		2 8 ms	-	2.1 s	-	
fc/2 ³	fc/2 ³	-		0.5 ms	-	131.1 ms	-	
fc	fc	fc (Note)	-	62.5 ns	-	16.4 ms	-	
fs)) fs		<u> </u>	-	30.5 ms	-	8 s	

Table 8-1 Source clock (internal clock) of Timer/Counter 1

Note: When fc is selected for the source clock in SLOW mode, the lower bits 11 of TREG1A is invalid, and a match of the upper bits 7 makes interrupts,






8.3.2 Event Counter mode

It is a mode to count up at the falling edge of the ECIN pin input. When using this mode, set TC1CR1<TC1CK> to the external clock and then set TC1CR2<SEG> to "0" (Both edges can not be used).

The countents of TREG1A are compared with the contents of up-counter. If a match is found, an INTTC1 interrupt is generated, and the counter is cleared.

The maximum applied frequency is $fc/2^4$ [Hz] in NORMAL 1/2 or [IDLE 1/2 mode and $fs/2^4$ [Hz] in SLOW or SLEEP mode. Two or more machine cycles are required for both the "H" and "L" levels of the pulse width.



8.3.3 Pulse Width Measurement mode

In this mode, pulse widths are counted on the falling edge of logical AND-ed pulse between ECIN pin input (window pulse) and the internal clock. When using this mode, set TC1CR1<TC1CK> to suitable internal clock and then set TC1CR2<SEG> to "0" (Both edges can not be used).

An INTTC1 interrupt is generated when the ECIN input detects the falling edge of the window pulse or both rising and falling edges of the window pulse, that can be selected by TC1CR2<SGEDG>.

The contents of TREG1A should be read while the count is stopped (ECIN pin is low), then clear the counter using TC1CR1<TC1C> (Normally, execute these process in the interrupt program).

When the counter is not cleared by TC1CR1<TC1C>, counting up resumes from previous stopping value. When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time, TC1SR<HEOVF> is set to "1". TC1SR<HEOVF> remains the previous data until the counter is required to be cleared by TC1CR1<TC1C>.

Note: In pulse width measurement mode, if TC1CR1<TC1S> is written to "00" while ECIN input is "1", INTTC1 interrupt occurs. According to the following step, when timer counter is stopped, INTTC1 interrupt latch should be cleared to "0".

Example :




Figure 8-4 Pulse width measurement mode timing chart

8.3.4 Frequency Measurement mode

In this mode, the frequency of ECIN pin input pulse is measured. When using this mode, set TC1CR1<TC1CK> to the external clock.

The edge of the ECIN input pulse is counted during "H" level of the window gate pulse selected by TC1CR2<SGP>. To use ECNT input as a window gate pulse, TC1CR2<SGP> should be set to "00".

An INTTC1 interrupt is generated on the falling edge or both the rising/falling edges of the window gate pulse, that can be selected by TC1CR2<SGEDG>. In the interrupt service program, read the contents of TREG1A while the count is stopped (window gate pulse is low), then clear the counter using TC1CR1<TC1C>. When the counter is not cleared, counting up resumes from previous stopping value.

The window pulse status can be monitored by TC1SR<HECF>.

When up counter is counted up from 3FFFFH to 00000H, an overflow occurs. At that time, TC1SR<HEOVF> is set to "1". TC1SR<HEOVF> remains the previous data until the counter is required to be cleared by TC1CR1<TC1C>.

Using TC6 output (PWM6/PD06/PPG6) for the window gate pulse, external output of PWM6/PD06/PPG6 to P33 can be controlled using TC1CR2<TC6OUT>. Zero-clearing TC1CR2<TC6OUT> outputs PWM6/PD06/PPG6 to P33; setting 1 in TC1CR2<TC6OUT> does not output PWM6/PD06/PPG6 to P33. (TC1CR2<TC6OUT> is used to control output to P33 only. Thus, use the timer counter 6 control register to operate/stop PWM6/PD06/PPG6.)

When the internal window gate pulse is selected, the window gate pulse is set as follows.

Table 8-2	Internal window gate pulse setting time
-----------	---

		WGPSCK	NORMAL1/2,	DLE1/2 modes	SLOW1/2,	
		NOF SUR	DV7CK=0	DV7CK=1	SLEEP1/2 modes	
Та	Setting "H" level period of the window gate pulse	00 01 10	(16 - Ta) × 2 ¹² /fc (16 - Ta) × 2 ¹³ /fc (16 - Ta) × 2 ¹⁴ /fc	$(16 - Ta) \times 2^4$ /fs (16 - Ta) $\times 2^5$ /fs (16 - Ta) $\times 2^6$ /fs	(16 - Ta) × 2 ⁴ /fs (16 - Ta) × 2 ⁵ /fs (16 - Ta) × 2 ⁶ /fs	R/W
Tb	Setting "L" level period of the window gate pulse	00 01 10	$(16 - Tb) \times 2^{12}/fc$ $(16 - Tb) \times 2^{13}/fc$ $(16 - Tb) \times 2^{14}/fc$	$(16 - Tb) \times 2^4/fs$ $(16 - Tb) \times 2^5/fs$ $(16 - Tb) \times 2^6/fs$	$(16 - Tb) \times 2^4/fs$ $(16 - Tb) \times 2^5/fs$ $(16 - Tb) \times 2^6/fs$	

The internal window gate pulse consists of "H" level period (Ta) that is counting time and "L" level period (Tb) that is counting stop time. Ta or Tb can be individually set by TREG1B. One cycle contains Ta + Tb.

Note 1: Because the internal window gate pulse is generated in synchronization with the internal divider, it may be delayed for a maximum of one cycle of the source clock (WGPSCK) immediately after start of the timer. Note 2: Set the internal window gate pulse when the timer counter is not operating or during the Tb period. When

The soverwritten during the Tb period, the update is valid from the next Tb period.

Note 3: In case of TC1CR2<SEG> = "1", if window gate pulse becomes falling edge, the up counter stops plus "1" regardless of ECIN input level. Therefore, if ECIN is always "H" or "L" level, count value becomes "1".

Note 4: In case of TC1CR2<SEG> = "0", because the up counter is counted on the falling edge of logical AND-ed pulse (between ECIN pin input and window gate pulse), if window gate pulse becomes falling edge while ECIN input is "H" level, the up counter stops plus "1". Therefore, if ECIN input is always "H" level, count value becomes "1".

Setting Value	Setting time	Setting Value	Setting time
0	16.38ms	8	8.19ms
1	15.36ms	9	7.17ms
2	14.34ms	А	6.14ms
3	13.31ms	В	5.12ms
4	12.29ms	С	4.10ms
5	11.26ms	D	3.07ms
6	10.24ms	E	2.05ms
7	9.22ms	F	1.02ms

Table 8-3 Table Setting Ta and TD (WGPSCK = 10, IC = 10 MHZ	Table 8-3	Table Setting Ta and Tb (WGPSCK = 10, fc = 16 MHz)
---	-----------	--


Table 8-4	Table Setting Ta and Tb	(WGPSCK = 10, fs = 32.768 kHz)
	Tuble octang tu unu tu	

	_	(α)	\sim
Setting Valuen	Setting time	Setting Value	Setting time
0	31.25ms	8	15.63ms
1	29.30ms	9	13.67ms
2	27.34ms	A	11.72ms
3	25.39ms	В	9.77ms
4	23.44ms	° C	7.81ms
5	21.48ms	P	5.86ms
6	19.53ms	E	3.91ms
7	17.58ms	F	1.95ms

ECIN pin input	
Window gate pulse	← Ta
AND-ed pulse (Internal signal)	
Up counter	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
INTTC1 interrupt	Read Clear
TC1CR1 <tc1c></tc1c>	
	a) TC1CR2 <seg> = "0"</seg>
TC1CR2 <seg></seg>	
ECIN pin input	
Window gate pulse	← Ta
Up counter	0 X1X2X3X4X5X6X7X8X9X10X11X3X 13 X 0 X1X2X3X4X5X6X7X8X9X10X1X 12
INTTC1 interrupt	Read Clear
TC1CR1 <tc1c></tc1c>	a) TC1CR2 <seg> = "1"</seg>
Figure 8-5 Tir	ning chart for the frequency measurement mode (Window gate pulse falling
0	interrupt)
<	
\wedge	
	\leq


9. 8-Bit TimerCounter (TC5, TC6)

9.1 Configuration



9.2 TimerCounter Control

The TimerCounter 5 is controlled by the TimerCounter 5 control register (TC5CR) and two 8-bit timer registers (TTREG5, PWREG5).



Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock[Hz]


- Note 2: Do not change the TC5M, TC5CK and TFF5 settings while the timer is running.
- Note 3: To stop the timer operation (TC5S= $1 \rightarrow 0$), do not change the TC5M, TC5CK and TFF5 settings. To start the timer operation (TC5S= $0 \rightarrow 1$), TC5M, TC5CK and TFF5 can be programmed.
- Note 4: To use the TimerCounter in the 16-bit mode, set the operating mode by programming TC6CR<TC6M>, where TC5M must be fixed to 011.
- Note 5: To use the TimerCounter in the 16-bit mode, select the source clock by programming TC5CK. Set the timer start control and timer F/F control by programming TC6CR<TC6S> and TC6CR<TFF6>, respectively.
- Note 6: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-1 and Table 9-2.

Note 7: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-3.

Note 8: The operating clock fc in the SLOW or SLEEP mode can be used only as the high-frequency warm-up mode.



The TimerCounter 6 is controlled by the TimerCounter 6 control register (TC6CR) and two 8-bit timer registers (TTREG6 and PWREG6).



Note 1: fc: High-frequency clock [Hz] fs: Low-frequency clock [Hz]

- Note 2: Do not change the TC6M, TC6CK and TFF6 settings while the timer is running.
- Note 3: To stop the timer operation (TC6S= $1 \rightarrow 0$), do not change the TC6M, TC6CK and TFF6 settings.
- To start the timer operation (TC6S= 0 \rightarrow 1), TC6M, TC6CK and TFF6 can be programmed.
- Note 4: When TC6M= 1** (upper byte in the 16-bit mode), the source clock becomes the TC6 overflow signal regardless of the TC5CK setting.
- Note 5: To use the TimerCounter in the 16-bit mode, select the operating mode by programming TC6M, where TC5CR<TC5 M> must be set to 011.

- Note 6: To the TimerCounter in the 16-bit mode, select the source clock by programming TC5CR<TC5CK>. Set the timer start control and timer F/F control by programming TC6S and TFF6, respectively.
- Note 7: The operating clock settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-1 and Table 9-2.
- Note 8: The timer register settings are limited depending on the timer operating mode. For the detailed descriptions, see Table 9-3.
- Note 9: To use the PDO, PWM or PPG mode, a pulse is not output from the timer output pin when TC1CR2<TC6OUT> is set to 1. To output a pulse from the timer output pin, clear TC1CR2<TC6OUT> to 0.

Table 9-1 Operating Mode and Selectable Source Clock (NORMAL1/2 and DLE1/2 Modes)

								/	
Operating mode	fc/2 ¹¹ or fs/2 ³	fc/2 ⁷	fc/2 ⁵	fc/2 ³	fs <	fc/2	to	TC5 pin input	TC6 pin input
8-bit timer	0	0	0	0	-	$\langle - \rangle$	> _	-	-
8-bit event counter	-	-	-	-		/(-	0	0
8-bit PDO	О	0	О	0	\mathcal{A}		- ^	2(-)	$>$ _
8-bit PWM	0	О	0	0 (7	× 0	0	\sum	-
16-bit timer	0	О	0	0	\mathbb{R}	_ <	7-7	$\mathcal{V}_{\mathcal{T}}$	-
16-bit event counter	-	-	-			-			-
Warm-up counter	_	-	- ~	$\langle \rangle$	0	- ((_	-
16-bit PWM	0	0	0	Ø	О	0	~	0	-
16-bit PPG	0	0		\searrow	-		-	0	-

Note 1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note 2: O : Available source clock

Table 9-2	Operating Mode and S	electable Source	Clock (SLOW1/2 and	SLEEP1/2 Modes)
	1 0 ((\sim //	,

Operating mode	fc/2 ¹¹ or fs/2 ³	fc/2 ⁷	fc/2 ⁵	f6/2 ³	fs	fc/2	fc	TC5 pin input	TC6 pin input
8-bit timer		_ <	$\sum - ($	$\langle \langle \rangle \rangle$	-	-	-	-	-
8-bit event counter					-	-	-	0	О
8-bit PDO	>o	1		\geq -	-	-	-	-	-
8-bit PWM	0	-		-	О	-	-	-	-
16-bit timer	0	$\langle \gamma$	-	-	-	-	-	-	-
16-bit event counter	-	ŚŁ	-	-	-	-	-	0	-
Warm-up counter	- (-	-	-	-	0	-	-
16-bit_PWM)	-	-	О	-	-	0	-
16-bit PPG	$\langle 0 \rangle$		-	-	-	-	-	0	-

Note1: For 16-bit operations (16-bit timer/event counter, warm-up counter, 16-bit PWM and 16-bit PPG), set its source clock on lower bit (TC5CK).

Note2: O : Available source clock

Table 9-3 Constraints on Register Values Being Compared

Operating mode	Register Value
8-bit timer/event counter	1≤ (TTREGn) ≤255
8-bit PDO	1≤ (TTREGn) ≤255
8-bit PWM	2≤ (PWREGn) ≤254
16-bit timer/event counter	1≤ (TTREG6, 5) ≤65535
Warm-up counter	256≤ (TTREG6, 5) ≤65535
16-bit PWM	2≤ (PWREG6, 5) ≤65534
16-bit PPG	1≤ (PWREG6, 5) < (TTREG6, 5) ≤65535 and (PWREG6, 5) + 1 < (TTREG6, 5)
Note: n = 5 to 6	

9.3 Function

The TimerCounter 5 and 6 have the 8-bit timer, 8-bit event counter, 8-bit programmable divider output (PDO), 8bit pulse width modulation (PWM) output modes. The TimerCounter 5 and 6 (TC5, 6) are cascadable to form a 16bit timer. The 16-bit timer has the operating modes such as the 16-bit timer, 16-bit event counter, warm-up counter, 16-bit pulse width modulation (PWM) output and 16-bit programmable pulse generation (PPG) modes.

9.3.1 8-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. When a match between the up-counter and the timer register j (TTREGj) value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting.

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.


Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after the programming. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.


Note 3: j = 5, 6



	Source Clock			olution	Repeated Cycle	
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,				
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹ [Hz]	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μ s	32.6 ms	62.3 ms
fc/2 ⁷	fc/2 ⁷	- ((8 μs		2.0 ms	-
fc/2 ⁵	fc/2 ⁵		2 μs		510 μs	-
fc/2 ³	fc/2 ³	((-))	500 ns	-	127.5 μs	-

Example :Setting the timer mode with source clock $fc/2^7$ Hz and generating an interrupt 80 μ s later (TimerCounter6, fc = 16.0 MHz)








9.3.2 8-Bit Event Counter Mode (TC5, 6)

In the 8-bit event counter mode, the up-counter counts up at the falling edge of the input pulse to the TCj pin. When a match between the up-counter and the TTREG value is detected, an INTTCj interrupt is generated and the up-counter is cleared. After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TCj pin. Two machine cycles are required for the low- or high-level pulse input to the TCj pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1/2 or IDLE1/2 mode, and $fs/2^4$ Hz in the SLOW1/2 or SLEEP1/2 mode.

- Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj pins may output pulses.
- Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGi is changed while the timer is running, an expected operation may not be obtained.



9.3.3 8-Bit Programmable Divider Output (PDO) Mode (TC5, 6)


This mode is used to generate a pulse with a 50% duty cycle from the $\overline{\text{PDOj}}$ pin.

In the PDO mode, the up-counter counts up using the internal clock. When a match between the up-counter and the TTREGj value is detected, the logic level output from the \overline{PDOj} pin is switched to the opposite state and the up-counter is cleared. The INTTCj interrupt request is generated at the time. The logic state opposite to the timer F/Fj logic level is output from the \overline{PDOj} pin. An arbitrary value can be set to the timer F/Fj by TCjCR<TFFj>. Upon reset, the timer F/Fj value is initialized to 0.

To use the programmable divider output, set the output latch of the I/O port to 1.

Example :Generating 1024 Hz pulse using TC6 (fc = 16.0 MHz)

		Setting port			
	LD	(TTREG6), 3E	ЭН	: 1/1024÷2 ⁷ /fc÷2 = 3DH	
	LD	(TC6CR), 000	010001B	: Sets the operating clock to	o fc/2 ⁷ , and 8-bit PDO mode.
	LD	(TC6CR), 000	11001B	: Starts TC6.	
Sinc value	e TTREGj is n e programmed	ot in the shift I in TTREGj is	register configura in effect immedia	tion in the programmable	ting while the timer is running. e divider output mode, the new Therefore, if TTREGi is changed
stop TCjC Exar CLR	ped. To chang CR <tffj> sett mple: Fixing th (TCjCR).3: S</tffj>	e the output si ing upon stop le PDOj pin to stops the timer	tatus, program TC ping of the timer. the high level whe	cjCR <tffj> after the time on the TimerCounter is s</tffj>	ut status when the timer is er is stopped. Do not change the topped
CLR Note 3: j = 5		ets the PDOj p	oin to the high leve		



9.3.4 8-Bit Pulse Width Modulation (PWM) Output Mode (TC5, 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 8 bits of resolution. The up-counter counts up using the internal clock.

When a match between the up-counter and the PWREGj value is detected, the logic level output from the timer F/Fj is switched to the opposite state. The counter continues counting. The logic level output from the timer F/Fj is switched to the opposite state again by the up-counter overflow, and the counter is cleared. The INTTCj interrupt request is generated at this time.

Since the initial value can be set to the timer F/Fj by TCjCR<TFFj>, positive and negative pulses can be generated. Upon reset, the timer F/Fj is cleared to 0.

(The logic level output from the PWMj pin is the opposite to the timer F/Fj logic level.)

Since PWREGj in the PWM mode is serially connected to the shift register, the value set to PWREGj can be changed while the timer is running. The value set to PWREGj during a run of the timer is shifted by the INTTCj interrupt request and loaded into PWREGj. While the timer is stopped, the value is shifted immediately after the programming of PWREGj. If executing the read instruction to PWREGj during PWM output, the value in the shift register is read, but not the value set in PWREGj. Therefore, after writing to PWREGj, the reading data of PWREGj is previous value until INTTCj is generated.

For the pin used for PWM output, the output latch of the 1/0 port must be set to 1.


- Note 1: In the PWM mode, program the timer register PWREGj immediately after the INTTCj interrupt request is generated (normally in the INTTCj interrupt service routine.) If the programming of PWREGj and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of the pulse different from the programmed value until the next INTTCj interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWMj pin holds the output status when the timer is stopped. To change the output status, program TCjCR<TFFj> after the timer is stopped. Do not change the TCjCR<TFFj> upon stopping of the timer.

Example: Fixing the PWMj pin to the high level when the TimerCounter is stopped CLR (TCjCR).3: Stops the timer.

- CLR (TCjCR).7: Sets the PWMj pin to the high level.
- Note 3: To enter the STOP mode during PWM output, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWMj pin during the warm-up period time after exiting the STOP mode.
- Note 4: j = 5, 6

Source C	Resc	lution	Repeated Cycle		
NORMAL1/2, IDLE1/2 mod DV7CK = 0 DV7CK	SLEEP1/2	fc = 16 MHz	fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹ [Hz]	Hz] fs/2 ³ [Hz]	[~] 128 μs	244.14 μs	32.8 ms	62.5 ms
fc/2 ⁷ fc/2 ⁷	\leq	8 μs	-	2.05 ms	-
fc/25 fc/2 ⁵		2 μs	-	512 μs	-
fc/2 ³ fc/2 ³		500 ns	-	128 μs	-
fs fs	fs	30.5 μs	30.5 μs	7.81 ms	7.81 ms
fc/2 fc/2	~	125 ns	-	32 µs	-
fc 🗸 fc	~ _	62.5 ns	_	16 μs	_

Table 9-5 PWM Output Mode



9.3.5 16-Bit Timer Mode (TC5 and 6)

In the timer mode, the up-counter counts up using the internal clock. The TimerCounter 5 and 6 are cascadable to form a 16-bit timer.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared. After being cleared, the up-counter continues counting. Program the upper byte and lower byte in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the timer mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj, and PPGi pins may output a pulse.

Note 2: In the timer mode, do not change the TTREG setting while the timer is running. Since TTREG is not in the shift register configuration in the timer mode, the new value programmed in TTREG is in effect immediately after programming of TTREG. Therefore, if TTREG is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

Table 9-6 Source Clock for 16-Bit Timer Mode

Source Clock			Resolution		Repeated Cycle	
NORMAL1/2, IDLE1/2 mode		SLOW1/2,		\mathcal{V}	\diamond	
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode	fc = 16 MHz	fs = 32.768 kHz	fc ≜ 16 MHz	fs = 32.768 kHz
fc/2 ¹¹	fs/2 ³	fs/2 ³	128 µs	244.14 μs	8.39 s	16 s
fc/2 ⁷	fc/2 ⁷	-	8 µs		524.3 ms	-
fc/2 ⁵	fc/2 ⁵	_	2 µs	- (🤇	131.1 ms	_
fc/2 ³	fc/2 ³	- <	500 ns		32.8 ms	-

Example :Setting the timer mode with source clock $fe/2^7$ Hz, and generating an interrupt 300 ms later (fc = 16.0 MHz)




Figure 9-6 16-Bit Timer Mode Timing Chart (TC5 and TC6)

9.3.6 16-Bit Event Counter Mode (TC5 and 6)

In the event counter mode, the up-counter counts up at the falling edge to the TC5 pin. The TimerCounter 5 and 6 are cascadable to form a 16-bit event counter.

When a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected after the timer is started by setting TC6CR<TC6S> to 1, an INTTC6 interrupt is generated and the up-counter is cleared.

After being cleared, the up-counter restarts counting at the falling edge of the input pulse to the TC5 pin. Two machine cycles are required for the low- or high-level pulse input to the TC5 pin.

Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fs/2^4$ in the SLOW1/2 or SLEEP1/2 mode. Program the lower byte (TTREG5), and upper byte (TTREG6) in this order in the timer register. (Programming only the upper or lower byte should not be attempted.)

Note 1: In the event counter mode, fix TCjCR<TFFj> to 0. If not fixed, the PDOj, PWMj and PPGj, pins may output pulses.

Note 2: In the event counter mode, do not change the TTREGj setting while the timer is running. Since TTREGj is not in the shift register configuration in the event counter mode, the new value programmed in TTREGj is in effect immediately after the programming. Therefore, if TTREGj is changed while the timer is running, an expected operation may not be obtained.

Note 3: j = 5, 6

9.3.7 16-Bit Pulse Width Modulation (PWM) Output Mode (TC5 and 6)

This mode is used to generate a pulse-width modulated (PWM) signals with up to 16 bits of resolution. The TimerCounter 5 and 6 are cascadable to form the 16-bit PWM signal generator.

The counter counts up using the internal clock or external clock.

When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again by the counter overflow, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC5 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fs/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the $\overline{PWM6}$ pin is the opposite to the timer F/F6 logic level.)

Since PWREG6 and 5 in the PWM mode are serially connected to the shift register, the values set to PWREG6 and 5 can be changed while the timer is running. The values set to PWREG6 and 5 during a run of the timer are shifted by the INTTCi interrupt request and loaded into PWREG6 and 5. While the timer is stopped, the values are shifted immediately after the programming of PWREG6 and 5. Set the lower byte (PWREG5) and upper byte (PWREG5) in this order to program PWREG6 and 5. (Programming only the lower or upper byte of the register should not be attempted.)

Reacting the read instruction to PWREG6 and 5 during PWM output, the values set in the shift register is read, but not the values set in PWREG6 and 5. Therefore, after writing to the PWREG6 and 5, reading data of PWREG6 and 5 is previous value until INTTC6 is generated.

For the pin used for PWM output, the output latch of the I/O port must be set to 1.

- Note 1: In the PWM mode, program the timer register PWREG6 and 5 immediately after the INTTC6 interrupt request is generated (normally in the INTTC6 interrupt service routine.) If the programming of PWREG and the interrupt request occur at the same time, an unstable value is shifted, that may result in generation of pulse different from the programmed value until the next INTTC6 interrupt request is generated.
- Note 2: When the timer is stopped during PWM output, the PWM6 pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not program TC6CR<TFF6> upon stopping of the timer. Example: Fixing thePWM6 pin to the high level when the TimerCounter is stopped

- CLR (TC6CR).3: Stops the timer.
- CLR (TC6CR).7 : Sets the PWM6 pin to the high level.

Note 3: To enter the STOP mode, stop the timer and then enter the STOP mode. If the STOP mode is entered without stopping of the timer when fc, fc/2 or fs is selected as the source clock, a pulse is output from the PWM6 pin during the warm-up period time after exiting the STOP mode.

Table 9-7 16-	Bit PWM Outp	ut Mode				
	Source Clock		Reso	olution	Repeate	ed Cycle
NORMAL1/2,	IDLE1/2 mode	SLOW1/2,	fc = 16 MHz		(\bigcirc)	
DV7CK = 0	DV7CK = 1	SLEEP1/2 mode		fs = 32.768 kHz	fc = 16 MHz	fs = 32.768 kHz
fc/2 ¹¹	fs/2 ³ [Hz]	fs/2 ³ [Hz]	128 μs	244.14 μs	8.39 s	16 s
fc/2 ⁷	fc/2 ⁷	-	8 μs	- (524.3 ms	-
fc/2 ⁵	fc/2 ⁵	-	2 μs	_)) 131.1 ms	-
fc/2 ³	fc/2 ³	-	500ns	-	32.8 ms	<u> </u>
fs	fs	fs	30.5 μs	30.5 μs	2 s	2 s
fc/2	fc/2	-	125 ns	$\overline{\Omega}$	8.2 ms	> -
fc	fc	-	62.5 ns	$\langle \bigcirc \rangle$	♦ 4.1 ms	$\overline{\mathbf{A}}$ -

Table 9-7 16-Bit PWM Output Mode

Example :Generating a pulse with 1-ms high-level width and a period of 32.768 ms (fc = 16.0 MHz)

	Setting ports	\sim $(7/5)^{-}$
LDW	(PWREG5), 07D0H	: Sets the pulse width.
LD	(TC5CR), 33H	: Sets the operating clock to fc/2 ³ , and 16-bit PWM output mode (lower byte).
LD	(TC6CR), 056H	: Sets TFF6 to the initial value 0, and 16-bit PWM signal generation mode (upper byte).
LD	(TC6CR), ÓSÈH	: Starts the timer.
	$\bigcirc >$	




Figure 9-7 16-Bit PWM Mode Timing Chart (TC5 and TC6)

9.3.8 16-Bit Programmable Pulse Generate (PPG) Output Mode (TC5 and 6)

This mode is used to generate pulses with up to 16-bits of resolution. The timer counter 5 and 6 are cascadable to enter the 16-bit PPG mode.

The counter counts up using the internal clock or external clock. When a match between the up-counter and the timer register (PWREG5, PWREG6) value is detected, the logic level output from the timer F/F6 is switched to the opposite state. The counter continues counting. The logic level output from the timer F/F6 is switched to the opposite state again when a match between the up-counter and the timer register (TTREG5, TTREG6) value is detected, and the counter is cleared. The INTTC6 interrupt is generated at this time.

Two machine cycles are required for the high- or low-level pulse input to the TC5 pin. Therefore, a maximum frequency to be supplied is $fc/2^4$ Hz in the NORMAL1 or IDLE1 mode, and $fc/2^4$ to in the SLOW1/2 or SLEEP1/2 mode.

Since the initial value can be set to the timer F/F6 by TC6CR<TFF6>, positive and negative pulses can be generated. Upon reset, the timer F/F6 is cleared to 0.

(The logic level output from the $\overline{PPG6}$ pin is the opposite to the timer F/F6.)

Set the lower byte and upper byte in this order to program the timer register. (TTREG5 \rightarrow TTREG6, PWREG5 \rightarrow PWREG6) (Programming only the upper or lower byte should not be attempted.)

For PPG output, set the output latch of the I/O port to 1.

Example :Generating a pulse with 1-ms high-level width and a period of 16.385 ms (fc = 16.0 MHz)


	Setting ports	×
LDW	(PWREG5), 07D0H	: Sets the pulse width.
LDW	(TTREG5), 8002H	: Sets the cycle period.
LD	(TC5GR), 33H	: Sets the operating clock to fc/2 ³ , and16-bit PPG mode (lower byte).
LD	(TC6CR), 057H	: Sets TFF6 to the initial value 0, and 16-bit PFG mode (upper byte).
	(TC6CR), 05FH	: Starts the timer.
	9 6	7~~~

- Note 1: In the PPG mode, do not change the PWREGi and TREGi settings while the timer is running. Since PWREGi and TTREGi are not in the shift register configuration in the PPG mode, the new values programmed in PWREGi and TTREGi are in effect immediately after programming PWREGi and TTREGi. Therefore, if PWREGi and TTREGi are changed while the timer is running, an expected operation may not be obtained.
- Note 2: When the timer is stopped during PPG output, the PPG6 pin holds the output status when the timer is stopped. To change the output status, program TC6CR<TFF6> after the timer is stopped. Do not change TC6CR<TFF6> upon stopping of the timer.

Example: Fixing the PPG6 pin to the high level when the TimerCounter is stopped

- CLR (TC6CR).3: Stops the timer
 - CLR (TC6CR).7: Sets the PPG6 pin to the high level

Note 3: i = 5, 6



9.3.9 Warm-Up Counter Mode

In this mode, the warm-up period time is obtained to assure oscillation stability when the system clocking is switched between the high-frequency and low-frequency. The timer counter 5 and 6 are cascadable to form a 16-bit TimerCouter. The warm-up counter mode has two types of mode; switching from the high-frequency to low-frequency, and vice-versa.

- Note 1: In the warm-up counter mode, fix TCiCR<TFFi> to 0. If not fixed, the PDOi, PWMb and PPGi pins may output pulses.
- Note 2: In the warm-up counter mode, only upper 8 bits of the timer register TTREG6 and 5 are used for match detection and lower 8 bits are not used.

Note 3: i = 5, 6

9.3.9.1 Low-Frequency Warm-up Counter Mode (NORMAL1 \rightarrow NORMAL2 \rightarrow SLOW2 \rightarrow SLOW1)

In this mode, the warm-up period time from a stop of the low-frequency clock is to oscillation stability is obtained. Before starting the timer, set SYSCR2<XTEN> to 1 to oscillate the low-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter-is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, set SYSCR2<SYSCK> to 1 to switch the system clock from the high-frequency to low-frequency, and then clear of SYSCR2<XTEN> to 0 to stop the high-frequency clock.

Table 9-8 Setting Time of Low-Frequency Warm-Up Counter Mode (fs = 32.768 kHz)

Maximum Time Setting (TTREG6, 5 = 0100H)	Maximum Time Setting (TTREG6, 5 = FF00H)
7.81 ms	1.99 s

Example :After checking low-frequency-clock oscillation stability with TC6 and 5, switching to the SLOW1 mode

1	U	1 ((
		SET	(SYSCR2).6	·SYSCR2 <xten> ← 1</xten>
			(TC5CR), 43H	;Sets TFF5=0, source clock fs, and 16-bit mode.
		LD	(TC6CR), 05H	: Sets TFF6=0, and warm-up counter mode.
	~ ~	LD	(TTREG5), 8000H	 Sets the warm-up time. (The warm-up time depends on the oscillator characteristic.)
		DI		: IMF ← 0
		SET	(EIRH). 5	: Enables the INTTC6.
	\wedge	EI		: IMF ← 1
		SET	(TC6CR).3	: Starts TC6 and 5.
$\langle \cdot \rangle$			(\bigcirc)	
	PINTTC6:		(TC6CR).3	: Stops TC6 and 5.
	\searrow	SET	(SYSCR2).5	: SYSCR2 <sysck> ← 1</sysck>
				(Switches the system clock to the low-frequency clock.)
		CLR	(SYSCR2).7	: SYSCR2 <xen> \leftarrow 0 (Stops the high-frequency clock.)</xen>
		RETI		
		:	:	
	VINTTC6:	DW	PINTTC6	: INTTC6 vector table

9.3.9.2 High-Frequency Warm-Up Counter Mode (SLOW1 \rightarrow SLOW2 \rightarrow NORMAL2 \rightarrow NORMAL1)

In this mode, the warm-up period time from a stop of the high-frequency clock fc to the oscillation stability is obtained. Before starting the timer, set SYSCR2<XEN> to 1 to oscillate the high-frequency clock. When a match between the up-counter and the timer register (TTREG6, 5) value is detected after the timer is started by setting TC6CR<TC6S> to 1, the counter is cleared by generating the INTTC6 interrupt request. After stopping the timer in the INTTC6 interrupt service routine, clear SYSCR2<SYSCK> to 0 to switch the system clock from the low-frequency to high-frequency, and then SYSCR2<XTEN> to 0 to stop the low-frequency clock.

Table 0.0	Setting Time in High-	Eroauonov Worm IIr	a Countan Made
12016 3-9	зешпа ппе п пап-	гтеоценсу ууант-о	o Coumenvioae
	ee ange		

Minimum time (TTREG6, 5 = 0100H)	Maximum time (TTREG6; 5 = FF00H)
16 μs	4:08.ms


Example :After checking high-frequency clock oscillation stability with TC6 and 5, switching to the NORMAL1 mode

00	5 1	j	
	SET	(SYSCR2).7	SYSCR2 <xen> ← 1</xen>
	LD	(TC5CR), 63H	: Sets TFF5=0, source clock is, and 16-bit mode.
	LD	(TC6CR), 05H	: Sets JFF6=0, and warm-up counter mode.
	LD	(TTREG5), 0F800H	: Sets the warm-up time. (The warm-up time depends on the oscillator characteristic.)
	DI		: IMF ← 0
	SET	(EIRH). 5	: Enables the INTTC6.
	EI		: IMF ← 1
	SET	(TC6CR),3	: Starts the TC6 and 5.
	:	(())	\sim
PINTTC6:	CLR	(TC6CR).3	: Stops the TC6 and 5.
	CLR (((SYSCR2).5	SYSCR2 <sysck> ← 0</sysck>
/	$\langle \rangle$	9. 6	(Switches the system clock to the high-frequency clock.)
	CLR	(SYSCR2).6	: $SYSCR2 \leftarrow 0$ (Stops the low-frequency clock.)
	RETI		Sups the low-nequency clock.)
	REN		
	:		
VINTTC6:	DW	PINTTC6	: INTTC6 vector table
		\triangleleft	
$\langle () \rangle$			
	(\mathcal{C})		
	\sim		
\sim		\checkmark	

10. Real-Time Clock

The TMP86C822UG include a real time counter (RTC). A low-frequency clock can be used to provide a periodic interrupt (0.0625[s], 0.125[s], 0.25[s], 0.50[s]) at a programmed interval, implement the clock function. The RTC can be used in the mode in which the low-frequency oscillator is active (except for the SLEEP0 mode).

10.1 Configuration



Note 1: Program the RTCCR during low-frequency oscillation (when SYSCR2<XTEN> = "1"). For selecting an interrupt generation period, program the RTCSEL when the timer is inactive (RTCRUN = "0"). During the timer operation, do not change the RTCSEL programming at the same moment the timer stops.

Note 2: The timer automatically stops, and this register is initialized (the timer's binary counter is also initialized) if one of the following operations is performed while the timer is active:

- 1. Stopping the low-frequency oscillation (with SYSCR2<XTEN> = "0")
- 2. When the TMP86C822UG are put in STOP or SLEEP0 mode
- Therefore, before activating the timer after releasing from STOP or SLEEP0 mode, reprogram the registers again.
- Note 3: If a read instruction for RTCCR is executed, undefined value is set to bits 7 to 3.
- Note 4: If break processing is performed on the debugger for the development tool during the timer operation, the timer stops counting (contents of the RTCCR isn't altered). When the break is cancelled, processing is restarted from the point at which it was suspended.


10.3 Function

The RTC counts up on the internal low-frequency clock. When RTCCR<RTCRUN> is set to "1", the binary counter starts counting up. Each time the end of the period specified with RTCCR<RTCSEL> is detected, an INTRTC interrupt is generated, and the binary counter is cleared. The timer continues counting up even after the binary counter is cleared.

TOSHIBA


11. Asynchronous Serial interface (UART)

11.1 Configuration



11.2 Control

UART is controlled by the UART Control Registers (UARTCR1, UARTCR2). The operating status can be monitored using the UART status register (UARTSR).



Note 1: When operations are disabled by setting TXE and RXE bit to "0", the setting becomes valid when data transmit or receive complete. When the transmit data is stored in the transmit data buffer, the data are not transmitted. Even if data transmit is enabled, until new data are written to the transmit data buffer, the current data are not transmitted.

 $((7) \land$

Note 2: The transmit clock and the parity are common to transmit and receive.

))

Note 3: UARTCR1<RXE> and UARTCR1<TXE> should be set to "0" before UARTCR1<BRG> is changed.

UART Control Register2		
UARTCR2 7 6 5 4 3 (0026H)	2 1 0 RXDNC STOPBR (Initial value: **** *000)	
	\searrow	
RXDNC Selection of RXD input noise rejectio time	 00: No noise rejection (Hysteresis input) 01: Rejects pulses shorter than 31/fc [s] as noise 10: Rejects pulses shorter than 63/fc [s] as noise 11: Rejects pulses shorter than 127/fc [s] as noise 	Write only
STOPBR Receive stop bit length	0: 1 bit 1: 2 bits	

Note: When UARTCR2<RXDNC> = "01", pulses longer than 96/fc [s] are always regarded as signals; when UARTCR2<RXDNC> = "10", longer than 192/fc [s]; and when UARTCR2<RXDNC> = "11", longer than 384/fc [s].

TOSHIBA


UART Status Register

UARTSR	7	6	5	4	3	2	1	0	
(0025H)	PERR	FERR	OERR	RBFL	TEND	TBEP			(Initial value: 0000 11**)

Parity error flag	0: No parity error 1: Parity error	
Framing error flag	0: No framing error 1: Framing error	
Overrun error flag	0: No overrun error 1: Overrun error	Read
Receive data buffer full flag	0: Receive data buffer empty 1: Receive data buffer full	only
Transmit end flag	0: On transmitting 1: Transmit end	
Transmit data buffer empty flag	0: Transmit data buffer full (Transmit data writing is finished) 1: Transmit data buffer empty	
	Framing error flag Overrun error flag Receive data buffer full flag Transmit end flag	Parity error flag 1: Parity error Framing error flag 0: No framing error Parity error flag 0: No framing error Overrun error flag 0: No overrun error Overrun error flag 0: No overrun error Receive data buffer full flag 0: Receive data buffer empty Transmit end flag 0: On transmitting Transmit data buffer empty flag 0: Transmit data buffer full (Transmit data writing is finished)


Note: When an INTTXD is generated, TBEP flag is set to "1" automatically.

UART Receive Data Buffer



11.3 Transfer Data Format

In UART, an one-bit start bit (Low level), stop bit (Bit length selectable at high level, by UARTCR1<STBT>), and parity (Select parity in UARTCR1<PE>; even- or odd-numbered parity by UARTCR1<EVEN>) are added to the transfer data. The transfer data formats are shown as follows.



11.4 Transfer Rate

The baud rate of UART is set of UARTCR1<BRG>. The example of the baud rate are shown as follows.

BRG		Source Clock	
BRG	16 MHz	8 MHz	4 MHz
000	76800 [baud]	38400 [baud]	19200 [baud]
001	38400	19200	9600
010	19200	9600	4800
011	9600	4800	2400
100	4800	2400	1200
101	2400	1200	600


When TC5 is used as the UART transfer rate (when UARTCR1BRG = "110"), the transfer clock and transfer rate are determined as follows:

Transfer clock [Hz] = TC5 source clock [Hz] / TTREG5 setting value

Transfer Rate [baud] = Transfer clock [Hz] / 16

11.5 Data Sampling Method

The UART receiver keeps sampling input using the clock selected by UARTCR1<BRG> until a start bit is detected in RXD pin input. RT clock starts detecting "L" level of the RXD pin. Once a start bit is detected, the start bit, data bits, stop bit(s), and parity bit are sampled at three times of RT7, RT8, and RT9 during one receiver clock interval (RT clock). (RT0 is the position where the bit supposedly starts.) Bit is determined according to majority rule (The data are the same twice or more out of three samplings).



(b) With noise rejection circuit

Figure 11-4 Data Sampling Method

11.6 STOP Bit Length

Select a transmit stop bit length (1 bit or 2 bits) by UARTCR1<STBT>.

11.7 Parity

Set parity / no parity by UARTCR1<PE> and set parity type (Odd- or Even-numbered) by UARTCR1<EVEN>.

11.8 Transmit/Receive Operation

11.8.1 Data Transmit Operation

Set UARTCR1<TXE> to "1". Read UARTSR to check UARTSR TBEP> = "1", then write data in TDBUF (Transmit data buffer). Writing data in TDBUF zero-clears UARTSR TBEP>, transfers the data to the transmit shift register and the data are sequentially output from the TXD pin. The data output include a one-bit start bit, stop bits whose number is specified in UARTCR1<STBT> and a parity bit if parity addition is specified. Select the data transfer baud rate using UARTCR1<BRG> When data transmit starts, transmit buffer empty flag UARTSR<TBEP> is set to "1" and an INTTXD interrupt is generated.

While UARTCR1<TXE> = "0" and from when "1" is written to UARTCR1<TXE> to when send data are written to TDBUF, the TXD pin is fixed at high level.

When transmitting data, first read UARTSR, then write data in TDBUF. Otherwise, UARTSR<TBEP> is not zero-cleared and transmit does not start.

11.8.2 Data Receive Operation

Set UARTCR1<RXE> to "1". When data are received via the RXD pin, the receive data are transferred to RDBUF (Receive data buffer). At this time, the data transmitted includes a start bit and stop bit(s) and a parity bit if parity addition is specified. When stop bit(s) are received, data only are extracted and transferred to RDBUF (Receive data buffer). Then the receive buffer full flag UARTSR<RBFL> is set and an INTRXD interrupt is generated. Select the data transfer baud rate using UARTCR1<BRG>.


If an overrun error (OERR) occurs when data are received, the data are not transferred to RDBUF (Receive data buffer) but discarded; data in the RDBUF are not affected.

Note: When a receive operation is disabled by setting UARTCR1<RXE> bit to "0", the setting becomes valid when data receive is completed. However, if a framing error occurs in data receive, the receive-disabling setting may not become valid. If a framing error occurs, be sure to perform a re-receive operation.

11.9 Status Flag

11.9.1 Parity Error

When parity determined using the receive data bits differs from the received parity bit, the parity error flag UARTSR<PERR> is set to "1". The UARTSR<PERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.



When all bits in the next data are received while unread data are still in RDBUF, overrun error flag UARTSR<OERR> is set to "1". In this case, the receive data is discarded; data in RDBUF are not affected. The UARTSR<OERR> is cleared to "0" when the RDBUF is read after reading the UARTSR.

"1". The

UARTSR <rbfl></rbfl>			
RXD pin	Final bit	Stop	
Shift register	xxx0**	×xxxx0*	
RDBUF	уууу		
UARTSR <oerr></oerr>		<	After reading UARTSR then RDBUF clears OERR.
INTRXD interrupt		(
	Figure 11-7 Gener	ration of Overrur	Error
Note: Receive operation	ations are disabled until the ove	errun error flag UABTSR	<oerr> is cleared.</oerr>
11.9.4 Receive Data	Buffer Full		(
Loading the reco UARTSR <rbfl></rbfl>	eived data in RDBUF sets is cleared to "0" when the	s receive data buffer RDBUF is read after t	full flag, UARTSR <rbfl> to reading the UARTSR.</rbfl>
RXD pin	Final bit	Stop	
Shift register	xxx0**	xxxx0*	1xxxx0
RDBUF			X XXXX
UARTSR <rbfl></rbfl>		$\overline{\mathbb{Q}}$	After reading UARTSR then RDBUF clears RBFL.

11.9.5 Transmit Data Buffer Émpty

INTRXD interrupt


set.

When no data is in the transmit buffer TDBUF, UARTSR<TBEP> is set to "1", that is, when data in TDBUF are transferred to the transmit shift register and data transmit starts, transmit data buffer empty flag UARTSR<TBEP> is set to "1". The UARTSR<TBEP> is cleared to "0" when the TDBUF is written after reading the UARTSR.

Figure 11-8 Generation of Receive Data Buffer Full

Note: If the overrun error flag UARTSR<OERR> is set during the period between reading the UARTSR and reading the RDBUF, it cannot be cleared by only reading the RDBUF. Therefore, after reading the RDBUF, read the UARTSR again to check whether or not the overrun error flag which should have been cleared still remains

TOSHIBA





11.9.6 Transmit End Flag

When data are transmitted and no data is in TDBUF (UARTSR<TBEP = "1"), transmit end flag UARTSR<TEND> is set to "1". The UARTSR<TEND> is cleared to "0" when the data transmit is stated after writing the TDBUF.




Figure 11-10 Generation of Transmit End Flag and Transmit Data Buffer Empty


TOSHIBA

12. Synchronous Serial Interface (SIO)

The TMP86C822UG has a clocked-synchronous 8-bit serial interface. Serial interface has an 8-byte transmit and receive data buffer that can automatically and continuously transfer up to 64 bits of data.

Serial interface is connected to outside peripherl devices via SO, SI, SCK port.

12.1 Configuration




12.2 Control

The serial interface is controlled by SIO control registers (SIOCR1/SIOCR2). The serial interface status can be determined by reading SIO status register (SIOSR).

The transmit and receive data buffer is controlled by the SIOCR2<BUF>. The data buffer is assigned to address 0F90H to 0F97H for SIO in the DBR area, and can continuously transfer up to 8 words (bytes or nibbles) at one time. When the specified number of words has been transferred, a buffer empty (in the transmit mode) or a buffer full (in the receive mode or transmit/receive mode) interrupt (INTSIO) is generated.

When the internal clock is used as the serial clock in the 8-bit receive mode and the 8-bit transmit/receive mode, a fixed interval wait can be applied to the serial clock for each word transferred. Four different wait times can be selected with SIOCR2<WAIT>.




Note 1. fc; High-frequency clock [Hz], fs; Low-frequency clock [Hz]

Note 2: Set SIOS to "0" and SIOINH to "1" when setting the transfer mode or serial clock.

Note 3: SIOCR1 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.

SIO Control Register 2



		Always sets "00" except 8-bit transmit / receive mode.	
		00: $T_f = T_D(Non wait)$	
WAIT	Wait control	01: $T_f = 2T_D(Wait)$	
		10: $T_f = 4T_D(Wait)$	
		11: T _f = 8T _D (Wait)	
		000: 1 word transfer 0F90H	Write
		001: 2 words transfer 0F90H ~ 0F91H	only
		010: 3 words transfer 0F90H~0F92H	
BUF	Number of transfer words	011: 4 words transfer 0F90H ~ 0F93H	
BUF	(Buffer address in use)	100: 5 words transfer 0F90H ~ 0F94H	
		101: 6 words transfer 0F90H ~ 0F95H	
		110: 7 words transfer 0F90H ~ 0F96H	
		111: 8 words transfer 0F90H ~ 0F97H	

Note 1: The lower 4 bits of each buffer are used during 4-bit transfers. Zeros (0) are stored to the upper 4 bits when receiving.

Note 2: Transmitting starts at the lowest address. Received data are also stored starting from the lowest address to the highest address. (The first buffer address transmitted is 0F90H).

Note 3: The value to be loaded to BUF is held after transfer is completed.

Note 4: SIOCR2 must be set when the serial interface is stopped (SIOF \neq 0).

Note 5: *: Don't care

Note 6: SIOCR2 is write-only register, which cannot access any of in read-modify-write instruction such as bit operate, etc.


SIO Status Register



SIOF	Serial transfer operating status moni- tor	0: Transfer terminated 1: Transfer in process	Read
SEF	Shift operating status monitor	0: Shift operation terminated 1: Shift operation in process	only

Note 1: T_f; Frame time, T_D; Data transfer time

Note 2: After SIOS is cleared to "0", SIOF is cleared to "0" at the termination of transfer or the setting of SIOINH to "1".



12.3 Serial clock


12.3.1 Clock source

Internal clock or external clock for the source clock is selected by SIOCR1<SCK>.

12.3.1.1 Internal clock

Any of six frequencies can be selected. The serial clock is output to the outside on the SCK pin. The SCK pin goes high when transfer starts.

When data writing (in the transmit mode) or reading (in the receive mode or the transmit/receive mode) cannot keep up with the serial clock rate, there is a wait function that automatically stops the serial clock and holds the next shift operation until the read/write processing is completed.



		SLO	W1/2,			
	DV7	CK = 0	DV70	СК = 1	SLEEP1	I/2 mode
SCK	Clock	Baud Rate	Clock	Baud Rate	Clock	Baud Rate
000	fc/2 ¹³	1.91 Kbps	fs/2 ⁵	1024 bps	fs/25	1024 bps
001	fc/2 ⁸	61.04 Kbps	fc/2 ⁸	61.04 Kbps	/ / //	-
010	fc/2 ⁷	122.07 Kbps	fc/2 ⁷	122.07 Kbps	$\left \right\rangle$	-
011	fc/2 ⁶	244.14 Kbps	fc/2 ⁶	244.14 Kbps		-
100	fc/2 ⁵	488.28 Kbps	fc/2 ⁵	488.28 Kbps		-
101	fc/2 ⁴	976.56 Kbps	fc/24	976.56 Kbps	-	-
110	-	-			-	-
111	External	External	External	External	External	External






Figure 12-3 Automatic Wait Function (at 4-bit transmit mode)

12.3.1.2 External clock

An external clock connected to the SCK pin is used as the serial clock. In this case, output latch of this port should be set to "1". To ensure shifting, a pulse width of at least 4 machine cycles is required. This pulse is needed for the shift operation to execute certainly. Actually, there is necessary processing time for interrupting, writing, and reading. The minimum pulse is determined by setting the mode and the program. Therfore, maximum transfer frequency will be 488.3K bit/sec (at fc=16MHz).





12.3.2 Shift edge


The leading edge is used to transmit, and the trailing edge is used to receive.

12.3.2.1 Leading edge

Transmitted data are shifted on the leading edge of the serial clock (falling edge of the SCK pin input/ output).

12.3.2.2 Trailing edge

Received data are shifted on the trailing edge of the serial clock (rising edge of the SCK pin input/output).




12.4 Number of bits to transfer

Either 4-bit or 8-bit serial transfer can be selected. When 4-bit serial transfer is selected, only the lower 4 bits of the transmit/receive data buffer register are used. The upper 4 bits are cleared to "0" when receiving. The data is transferred in sequence starting at the least significant bit (LSB).

12.5 Number of words to transfer

Up to 8 words consisting of 4 bits of data (4-bit serial transfer) or 8 bits (8-bit serial transfer) of data can be transferred continuously. The number of words to be transferred can be selected by SIOCR2<BUF>.

An INTSIO interrupt is generated when the specified number of words has been transferred. If the number of words is to be changed during transfer, the serial interface must be stopped before making the change. The number of words can be changed during automatic-wait operation of an internal clock. In this case, the serial interface is not required to be stopped.



12.6 Transfer Mode

SIOCR1<SIOM> is used to select the transmit, receive, or transmit/receive mode.

12.6.1 4-bit and 8-bit transfer modes

In these modes, firstly set the SIO control register to the transmit mode, and then write first transmit data (number of transfer words to be transferred) to the data buffer registers (DBR).

After the data are written, the transmission is started by setting SIOCR1<SIOS> to "1". The data are then output sequentially to the SO pip in synchronous with the serial clock, starting with the least significant bit (LSB). As soon as the LSB has been output, the data are transferred from the data buffer register to the shift register. When the final data bit has been transferred and the data buffer register is empty, an INTSIO (Buffer empty) interrupt is generated to request the next transmitted data.

When the internal clock is used, the serial clock will stop and an automatic-wait will be initiated if the next transmitted data are not loaded to the data buffer register by the time the number of data words specified with the SIOCR2<BUF> has been transmitted. Writing even one word of data cancels the automatic-wait; therefore, when transmitting two or more words, always write the next word before transmission of the previous word is completed.

Note: Automatic waits are also canceled by writing to a DBR not being used as a transmit data buffer register; therefore, during SIO do not use such DBR for other applications. For example, when 3 words are transmitted, do not use the DBR of the remained 5 words.

When an external clock is used, the data must be written to the data buffer register before shifting next data. Thus, the transfer speed is determined by the maximum delay time from the generation of the interrupt request to writing of the data to the data buffer register by the interrupt service program.

The transmission is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer empty interrupt service program.

TOSHIBA

SIOCR1<SIOS> is cleared, the operation will end after all bits of words are transmitted.

That the transmission has ended can be determined from the status of SIOSR<SIOF> because SIOSR<SIOF> is cleared to "0" when a transfer is completed.

When SIOCR1<SIOINH> is set, the transmission is immediately ended and SIOSR<SIOF> is cleared to "0".

When an external clock is used, it is also necessary to clear SIOCR1<SIOS> to "0" before shifting the next data; If SIOCR1<SIOS> is not cleared before shift out, dummy data will be transmitted and the operation will end.

If it is necessary to change the number of words, SIOCR1<SIOS should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".




Figure 12-8 Transfer Mode (Example: 8bit, 1word transfer, External clock)




Figure 12-9 Transmiiied Data Hold Time at End of Transfer

12.6.2 4-bit and 8-bit receive modes

After setting the control registers to the receive mode, set SIOCR1<SIOS> to "" to enable receiving. The data are then transferred to the shift register via the SI pin in synchronous with the serial clock. When one word of data has been received, it is transferred from the shift register to the data buffer register (DBR). When the number of words specified with the SIOCR2<BUF> has been received, an INTSIO (Buffer full) interrupt is generated to request that these data be read out. The data are then read from the data buffer registers by the interrupt service program.

When the internal clock is used, and the previous data are not read from the data buffer register before the next data are received, the serial clock will stop and an automatic-wait will be initiated until the data are read. A wait will not be initiated if even one data word has been read.

Note: Waits are also canceled by reading a DBR not being used as a received data buffer register is read; therefore, during SIO do not use such DBR for other applications.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, the previous data are read before the next data are transferred to the data buffer register. If the previous data have not been read, the next data will not be transferred to the data buffer register and the receiving of any more data will be canceled. When an external clock is used, the maximum transfer speed is determined by the delay between the time when the interrupt request is generated and when the data received have been read.


The receiving is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in buffer full interrupt service program.

When SIOCR1<SIOS is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS cleared, the receiving is ended at the time that the final bit of the data has been received. That the receiving has ended can be determined from the status of SIOSR<SIOF. SIOSR<SIOF is cleared to "0" when the receiving is ended. After confirmed the receiving termination, the final receiving data is read. When SIOCR1<SIOINH is set, the receiving is immediately ended and SIOSR<SIOF is cleared to "0". (The received data is ignored, and it is not required to be read out.)

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0" then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0". If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of data receiving, SIOCR2<BUF> must be rewritten before the received data is read out.

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to "0", read the last data and then switch the transfer mode.

TOSHIBA



12.6.3 8-bit transfer / receive mode

After setting the SIO control register to the 8-bit transmit/receive mode, write the data to be transmitted first to the data buffer registers (DBR). After that, enable the transmit/receive by setting SIOCR1<SIOS> to "1". When transmitting, the data are output from the SO pin at leading edges of the serial clock. When receiving, the data are input to the SI pin at the trailing edges of the serial clock. When the all receive is enabled, 8-bit data are transferred from the shift register to the data buffer register. An INTSIO interrupt is generated when the number of data words specified with the SIOCR2<BUF> has been transferred. Usually, read the receive data from the buffer register in the interrupt service. The data buffer register is used for both transmitting and receiving; therefore, always write the data to be transmitted after reading the all received data.

When the internal clock is used, a wait is initiated until the received data are read and the next transfer data are written. A wait will not be initiated if even one transfer data word has been written.

When an external clock is used, the shift operation is synchronized with the external clock; therefore, it is necessary to read the received data and write the data to be transmitted next before starting the next shift operation. When an external clock is used, the transfer speed is determined by the maximum delay between generation of an interrupt request and the received data are read and the data to be transmitted next are written.

The transmit/receive operation is ended by clearing SIOCR1<SIOS> to "0" or setting SIOCR1<SIOINH> to "1" in INTSIO interrupt service program.

When SIOCR1<SIOS is cleared, the current data are transferred to the buffer. After SIOCR1<SIOS cleared, the transmitting receiving is ended at the time that the final bit of the data has been transmitted.


That the transmitting/receiving has ended can be determined from the status of SIOSR<SIOF>. SIOSR<SIOF> is cleared to "0" when the transmitting/receiving is ended.

When SIOCR1<SIOINH> is set, the transmit/receive operation is immediately ended and SIOSR<SIOF> is cleared to "0".

If it is necessary to change the number of words in external clock operation, SIOCR1<SIOS> should be cleared to "0", then SIOCR2<BUF> must be rewritten after confirming that SIOSR<SIOF> has been cleared to "0".

If it is necessary to change the number of words in internal clock, during automatic-wait operation which occurs after completion of transmit/receive operation, SIOCR2<BUF> must be rewritten before reading and writing of the receive/transmit data.

Figure 12-12



t_{SODH} = min 4/fs [s] (In the SLOW1/2, SLEEP1/2 modes)

Transmitted Data Hold Time at End of Transfer / Receive

Note: The buffer contents are lost when the transfer mode is switched. If it should become necessary to switch the transfer mode, end receiving by clearing SIOCR1<SIOS> to "0", read the last data and then switch the trans-


13. 8-Bit AD Converter (ADC)

The TMP86C822UG have a 8-bit successive approximation type AD converter.

13.1 Configuration

The circuit configuration of the 8-bit AD converter is shown in Figure 13-1.

It consists of control registers ADCCR1 and ADCCR2, converted value registers ADCDR1 and ADCDR2, a DA converter, a sample-and-hold circuit, a comparator, and a successive comparison circuit.



13.2 Control

The AD converter consists of the following four registers:

1. AD converter control register 1 (ADCCR1)

This register selects the analog channels in which to perform AD conversion and controls the AD converter as it starts operating.

2. AD converter control register 2 (ADCCR2)

This register selects the AD conversion time and controls the connection of the DA converter (ladder resistor network).

3. AD converted value register (ADCDR1)

This register is used to store the digital value after being converted by the AD converter.

4. AD converted value register (ADCDR2)

This register monitors the operating status of the AD converter.

AD Converter Control Register 1

ADCCR1	7	6	5	4	3	2 1 0	
(000EH)	ADRS	"0"	"1"	AINDS		SAIN (Initial value: 0001 0000)	
	ADRS	AD conve	ersion start		0: 1: (Start	
	AINDS	Analog in	put control		0:	Analog input enable Analog input disable	
	SAIN	Analog in	iput channe	I selêct	0000: 0001: 0010: 0100: 0101: 0100: 0111: 0110: 0111: 1000: 1011: 1010: 1011: 1010: 1011: 1010: 1011: 1010: 1011:	Reserved AIN1 AIN2 AIN3 AIN4 Reserved	R/W

Note 1: Select analog input when AD converter stops (ADCDR2<ADBF> = "0").

Note 2: When the analog input is all use disabling, the ADCCR1<AINDS> should be set to "1".


Note 3: During conversion, do not perform output instruction to maintain a precision for all of the pins. And port near to analog input, do not input intense signaling of change.

Note 4: The ADRS is automatically cleared to "0" after starting conversion.

- Note 5: Do not set ADCCR1<ADRS> newly again during AD conversion. Before setting ADCCR1<ADRS> newly again, check ADCDR2<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).
- Note 6: After STOP or SLOW/SLEEP mode are started, AD converter control register 1 (ADCCR1) is all initialized and no data can be written in this register. Therefore, to use AD converter again, set the ADCCR1 newly after returning to NORMAL1 or NORMAL2 mode.
- Note 7: Although ADCCR1<SAIN> is initialized to "Reserved value" after reset, set the suitable analog input channel when using AD converter.

Note 8: Always set bit 5 in ADCCR1 to "1" and set bit 6 in ADCCR1 to "0".

AD Converter Control Register 2



Note 1: Always set bit 0 in ADCCR2 to "0" and set bit 4 in ADCCR2 to "1".

Note 2: When a read instruction for ADCCR2, bit 6 to 7 in ADCCR2 read in as undefined data.

Note 3: After STOP or SLOW/SLEEP mode are started, AD converter control register 2 (ADCCR2) is all initialized and no data can be written in this register. Therefore, to use AD converter again, set the ADCCR2 newly after returning to NORMAL1 or NORMAL2 mode.

Table 13-1 C	Conversion Ti	me according to A		requency
--------------	---------------	-------------------	--	----------

						_		
Condition ACK	Conbersion time'	16MHz	8MHz	4 MHz	2 MHz	10MHz	5 MHz	2.5 MHz
000	39/fc	-	-	$\langle \cdot \rangle$	19.5 μs	$(\overline{\Omega})^{\circ}$	-	15.6 μs
001			G	Res	erved	$(\vee ())$		
010	78/fc	-	- 4(19.5 μs	39.0 μs	$\langle \bigcirc$	15.6 μs	31.2 μs
011	156/fc	-	19.5 μ s	39.0 μs	78.0 μs	15.6 μs	31.2 μs	62.4 μs
100	312/fc	19.5 μs	3 9.0 μs	78.0 μs	156.0 μ s	// 31.2 μs	62.4 μs	124.8 μs
101	624/fc	39.0 μs	78.0 µs	156.0 μs	- \	62.4 μs	124.8 μs	-
110	1248/fc	78.0 μs	156.0 μs	-	<u> </u>	124.8 μs	-	-
111		(\bigcirc	Res	erved			

Note 1: Settings for "-" in the above table are inhibited. Note 2: Set conversion time by Supply Voltage(VDD) as follows

> VDD = 4.5 to 5.5 V (15.6 µs or more) VDD = 2.7 to 5.5 V

VDD = 1.8 to 5.5 V

(31.2 µs or more) (124.8 µs or more)

AD Conversion Result Register

ADCOR1	(7)6	5	4	3	2	1	0	_
(0021H)	AD07 AD06	AD05	AD04	VAD03	AD02	AD01	AD00	(Initial value: 0000 0000)
	\sum	(\land)	$\sum D$					-

AD Conversion Result Register

ADCDR2 7	6	5 > 4	3	2	1	0
(0020H)		EOCF ADB	=			

(Initial value: **00 ****) EOCF ADBF

EOCF	AD conversion end flag	0: Before or during conversion 1: Conversion completed	Read
ADBF	AD conversion busy flag	0: During stop of AD conversion 1: During AD conversion	only

Note 1: The ADCDR2<EOCF> is cleared to "0" when reading the ADCDR1.

Therefore, the AD conversion result should be read to ADCDR2 more first than ADCDR1.

Note 2: ADCDR2<ADBF> is set to "1" when AD conversion starts and cleared to "0" when the AD conversion is finished. It also is cleared upon entering STOP or SLOW mode.

Note 3: If a read instruction is executed for ADCDR2, read data of bits 7, 6 and 3 to 0 are unstable.


13.3 Function

13.3.1 AD Conveter Operation

When ADCCR1<ADRS> is set to "1", AD conversion of the voltage at the analog input pin specified by ADCCR1<SAIN> is thereby started.

After completion of the AD conversion, the conversion result is stored in AD converted value registers (ADCDR1) and at the same time ADCDR2<EOCF> is set to "1", the AD conversion finished interrupt (INTADC) is generated.

ADCCR1<ADRS> is automatically cleared after AD conversion has started. Do not set ADCCR1<ADRS> newly again (restart) during AD conversion. Before setting ADRS newly again, check ADCDR<EOCF> to see that the conversion is completed or wait until the interrupt signal (INTADC) is generated (e.g., interrupt handling routine).



13.3.2 AD Converter Operation

- Set up the AD converter control register 1 (ADCCR1) as follows:
- •) Choose the channel to AD convert using AD input channel select (SAIN).
- Specify analog input enable for analog input control (AINDS).
- _Set up the AD converter control register 2 (ADCCR2) as follows:
 - Set the AD conversion time using AD conversion time (ACK). For details on how to set the conversion time, refer to Table 13-1.
 - Choose IREFON for DA converter control.
- 3. After setting up 1. and 2. above, set AD conversion start (ADRS) of AD converter control register 1 (ADCCR1) to "1".
- 4. After an elapse of the specified AD conversion time, the AD converted value is stored in AD converted value register 1 (ADCDR1) and the AD conversion finished flag (EOCF) of AD converted value register 2 (ADCDR2) is set to "1", upon which time AD conversion interrupt INTADC is generated.
- 5. EOCF is cleared to "0" by a read of the conversion result. However, if reconverted before a register read, although EOCF is cleared the previous conversion result is retained until the next conversion is completed.

Example :After selecting the conversion time of 19.5 µs at 16 MHz and the analog input channel AIN3 pin, perform AD conversion once. After checking EOCF, read the converted value and store the 8-bit data in address 009FH on RAM.

	; AIN SELECT		4
	:	:	; Before setting the AD converter register, set each port reg-
	:	:	ister suitably (For detail, see chapter of I/O port.)
	LD	(ADCCR1), 00100011B	; Select AIN3
	LD	(ADCCR2), 11011000B	; Select conversion time (312/fc) and operation mode
	; AD CONVERT START		
	SET	(ADCCR1). 7	; ADRS = 1
SLOOP:	TEST	(ADCDR2). 5	; EOCF = (1 ?)
	JRS	T, SLOOP	
	; RESULT DATA READ		$\mathcal{A}(\rightarrow)$ $\mathcal{A}(\rightarrow)$
	LD	A, (ADCDR1)	$\overline{\mathcal{D}}$
	LD	(9FH), A	$\langle \rangle \rangle \land \langle 0 \rangle \land$

13.3.3 STOP and SLOW Mode during AD Conversion

When the STOP or SLOW mode is entered foreibly during AD conversion, the AD convert operation is suspended and the AD converter is initialized (ADCCR1 and ADCCR2 are initialized to initial value.). Also, the conversion result is indeterminate. (Conversion results up to the previous operation are cleared, so be sure to read the conversion results before entering STOP or SLOW mode.) When restored from STOP or SLOW mode, AD conversion is not automatically restarted, so it is necessary to restart AD conversion. Note that since the analog reference voltage is automatically disconnected, there is no possibility of current flowing into the analog reference voltage.

13.3.4 Analog Input Voltage and AD Conversion Result

The analog input voltage is corresponded to the 8-bit digital value converted by the AD as shown in Figure 13-3.




Figure 13-3 Analog Input Voltage and AD Conversion Result (typ.)

13.4 Precautions about AD Converter

13.4.1 Restrictions for AD Conversion interrupt (INTADC) usage

When an AD interrupt is used, it may not be processed depending on program composition. For example, if an INTADC interrupt request is generated while an interrupt with priority lower than the interrupt latch IL15 (INTADC) is being accepted, the INTADC interrupt latch may be cleared without the INTADC interrupt being processed.

The completion of AD conversion can be detected by the following methods:

(1) Method not using the AD conversion end interrupt

Whether or not AD conversion is completed can be detected by monitoring the AD conversion end flag (EOCF) by software. This can be done by polling EOCF or monitoring EOCF at regular intervals after start of AD conversion.

(2) Method for detecting AD conversion end while a lower-priority interrupt is being processed

While an interrupt with priority lower than INTADC is being processed, check the AD conversion end flag (EOCF) and interrupt latch IL15. If IL15 = 0 and EOCF = 1, call the AD conversion end interrupt processing routine with consideration given to PUSH/POP operations. At this time, if an interrupt request with priority higher than INTADC has been set, the AD conversion end interrupt processing routine will be executed first against the specified priority. If necessary, we recommend that the AD conversion end interrupt processing routine be called after checking whether or not an interrupt request with priority higher than INTADC has been set.

13.4.2 Analog input pin voltage range

Make sure the analog input pins (AIN1 to AIN4) are used at voltages within VSS below VDD. If any voltage outside this range is applied to one of the analog input pins, the converted value on that pin becomes uncertain. The other analog input pins also are affected by that.

13.4.3 Analog input shared pins

The analog input pins (AIN1 to AIN4) are shared with input/output ports. When using any of the analog inputs to execute AD conversion, do not execute input/output instructions for all other ports. This is necessary to prevent the accuracy of AD conversion from degrading. Not only these analog input shared pins, some other pins may also be affected by noise arising from input/output to and from adjacent pins.

13.4.4 Noise countermeasure

The internal equivalent circuit of the analog input pins is shown in Figure 13-4. The higher the output impedance of the analog input source, more easily they are susceptible to noise. Therefore, make sure the output impedance of the signal source in your design is 5 k Ω or less. Toshiba also recommends attaching a capacitor external to the chip.




Figure 13-4 Analog Input Equivalent Circuit and Example of Input Pin Processing




14. Key-on Wakeup (KWU)

In the TMP86C822UG, the STOP mode is released by not only P20(INT5/STOP) pin but also STOP2 pin.


When the STOP mode is released by STOP2 pin, the STOP pin needs to be used. In details, refer to the following section " 14.2 Control ".

14.1 Configuration



14.2 Control

STOP2 pin can controlled by Key-on Wakeup Control Register (STOPCR). It can be configured as enable/disable in 1-bit unit. When this pin is used for STOP mode release, configure corresponding I/O pin to input mode by I/O port register beforehand.




14.3 Function

Stop mode can be entered by setting up the System Control Register (SYSCR1), and can be exited by detecting the "L" level on STOP2 pin, which are enabled by STOPCR, for releasing STOP mode (Note1).

Also, the level of the STOP2 pin can be confirmed by reading corresponding I/O port data register, check STOP2 pin "H" that is enabled by STOPCR before the STOP mode is startd (Note2).

- Note 1: When the STOP mode released by the edge release mode (SYSCR1<RELM> = "0"), inhibit input from STOP2 pin by Key-on Wakeup Control Register (STOPCR) or must be set "H" level into STOP2 pin that is available input during STOP mode.
- Note 2: When the STOP pin input is high or STOP2 pin inputwhich is enabled by STOPCR is low, executing an instruction which starts STOP mode will not place in STOP mode but instead will immediately start the release sequence (Warm up).

- Note 3: STOP pin doesn't have the control register such as STOPCR, so when STOP mode is released by STOP2 pin, STOP pin also should be used as STOP mode release function.
- Note 4: In STOP mode, Key-on Wakeup pin which is enabled as input mode (for releasing STOP mode) by Key-on Wakeup Control Register (STOPCR) may genarate the penetration current, so the said pin must be disabled AD conversion input (analog voltage input).
- Note 5: When the STOP mode is released by STOP2 pin, the level of STOP pin should hold "L" level (Figure 14-2).



15. LCD Driver

The TMP86C822UG has a driver and control circuit to directly drive the liquid crystal device (LCD). The pins to be connected to LCD are as follows:




Figure 15-1 LCD Driver

15.2 Control


The LCD control register (LCDCR) controls the LCD driver. EDSP specifies whether to enable the LCD display. If EDSP is cleared to "0" for blanking, the power switch for the VLC pin is turned off. So, the COM pin and pin output selected with SEG enter GND level.

LCD Drive	er Contro	l Regist	er							
LCDCR	7	6	5	4	3	2	1		0	
(0027H)	EDSP	LRS	EL		DUTY			SLF		(Initial value: 0000 0000)
					-			\wedge	(
	EDSP	LCD di	splay conti	rol	0: Blan 1: Enat	king bles LCD (display (E	Blanking i	srelea	sed)
						NORMAL	1/2, IDLE	/1/2 mod	e	SLOW1/2, SLEEP1/2 mode
				e		S	SLF Settin	ng 🦳	/	SLF Setting
			selection on (() of the lo	of enabling w bleeder		11	10 (7 01	ළි	01 00
	LRSE	resistor	(for imple	menting	00:	2 ⁶ /fc	2 ⁷ /fc	2 ⁸ /fc	2 ⁹ /fo	c 1/fs 2/fs
		approp capabil		panel drive	01:	2 ⁹ /fc	2 ¹⁰ /fc	2 ⁽¹⁾ /fc	2 ¹² /f	$2^{6}/(s) = 2^{4}/(s)$
					10:		\sim	Ì	Alway	ys enabling
					11:			>	Re	eserved
	DUTY	Selection	on of drivir	ng methods	001: 1/3 010: 1/3 011: 1/2 100: St	eserved eserved eserved	3 Bias) 2 Bias) 2 Bias)			R/W
						NOR	MAL1/2, I	DLE0/1/2	møde	SLOW1/2, SLEEP1/2 mode
	SLF	Selection quency		frame fre-	00: 01: 10: 11:	fc/2 ¹⁷ [H fc/2 ¹⁶ fc/2 ¹⁵ fc/2 ¹³	+z]	\geq		fs/2 ⁹ [Hz] fs/2 ⁸ Reserved Reserved
l		\frown	$-(\langle \rangle$	<u> </u>			\rightarrow			

- Note 1: The base-frequency (SLF) source clock is switched between high and low frequencies by the SYSCR2<SYSCK> programming. The base frequency does not depend on the TBTCR<DV7CK> programming.
- Note 2: If the setting of SYSCR2<SYSCK>is changed, be sure to turn off the LCD (clear EDSP to "0") to avoid the output of incorrect waveform.
- Note 3: Programming LRSE properly according to the LCD panel used. As the LRSE programming increases (lengthen the period of enabling of the low resistor), the drive capability becomes higher while the power dissipation increases. Reversely, as the LRSE programming decreases shorten the period of enabling of the low resistor, the drive capability becomes lower while the power consumption decreases.
- Note 4: If the tDLE0, SLEEP0, or STOP mode is activated when the display is enabled, LCDCR<EDSP> is automatically changed to "0" to blank the display.

15.2.1 LCD driving methods

As for LCD driving method, 5 types can be selected by LCDCR<DUTY>. The driving method is initialized in the initial program according to the LCD used.



15.2.2 Frame frequency

Frame frequency (f_F) is set according to driving method and base frequency as shown in the following Table 15-1. The base frequency is selected by LCDCR<SLF> according to the frequency fc and fs of the basic clock to be used.

Table 15-1 Setting of LCD Frame Frequency for high frequency clock

(a) At t	he SYSCR2<	SYSCK> =	= "0".

(a) At the S	SYSCR2 <sysck> = "0".</sysck>				/
SLF	Base Frequency [Hz]		Frame Free	quency [Hz]	
3LF	Base Frequency [H2]	1/4 Duty	1/3 Duty	1/2 Duty	Static
00	$\frac{fc}{2^{17}}$	$\frac{fc}{2^{17}}$	$\frac{4}{3} \cdot \frac{\text{fc}}{2^{17}}$	$4 \frac{fc}{2} 2^{17}$	17 2 ¹⁷
00	(fc = 16 MHz)	122	163	244	122
	(fc = 8 MHz)	61	81		61)
01	$\frac{fc}{2^{16}}$	$\frac{fc}{2^{16}}$	4 fc 3 2	$\frac{4}{2} \cdot \frac{\text{fc}}{2^{16}}$	$\frac{fc}{2^{16}}$
01	(fc = 8 MHz)	122	163	244	122
	(fc = 4 MHz)	61	81	(122)	61
10	$\frac{fc}{2^{15}}$	$\frac{fc}{2^{15}}$	$\frac{4}{3} \cdot \frac{fc}{2^{15}}$	$4 \frac{1}{2} \frac{1}{2^{15}}$	$\frac{fc}{2^{15}}$
10	(fc = 4 MHz)	122	163	244	122
	(fc = 2 MHz)	61	81	122	61
11	$\frac{fc}{2^{14}}$	$\frac{fc}{2^{14}}$	$\frac{4}{3} \cdot \frac{1}{2}$	$\frac{4}{2} \cdot \frac{\text{fc}}{2^{14}}$	$\frac{fc}{2^{14}}$
	(fc = 2 MHz)	122	162	244	122
	(fc ≠ 1 MHz)	61	81	122	61

Note: fc: High-frequency clock [Hz]

Table 15-2 Setting of LCD Frame Frequency for low frequency clock

(b) At the S	YSCR2 <sysck> = "1".</sysck>		·	,				
			Frame Frequency [Hz]					
SLF	Base Frequency [Hz]	1/4 Duty	1/3 Duty	1/2 Duty	Static			
00	$\frac{fs}{2^9}$	fs 2 ⁹	$\frac{4}{3} \cdot \frac{\mathrm{fs}}{2^9}$	$\frac{4}{2} \cdot \frac{\mathrm{fs}}{2^9}$	$\frac{fs}{2^9}$			
\geq	(fs = 32.768 kHz)	64	85	128	64			
01	$\frac{\mathrm{fs}}{\mathrm{2}^{8}}$	$\frac{\mathrm{fs}}{\mathrm{2}^{8}}$	$\frac{4}{3} \cdot \frac{\mathrm{fs}}{2^8}$	$\frac{4}{2} \cdot \frac{\mathrm{fs}}{2^8}$	$\frac{fs}{2^8}$			
	(fs = 32.768 kHz)	128	171	256	128			
1*			Reserved					

Note: fs: Low-frequency clock [Hz]

15.2.3 LCD drive voltage

LCD driving voltage VLCD is given as potential difference VDD – VLC between pins VDD and VLC. Therefore, when the CPU voltage and LCD drive voltage are the same, VLC pin will be connected to VSS pin. The LCD lights when the potential difference between segment output and common output is ±VLCD. Otherwise it turns off.

During reset, the power switch of LCD driver is automatically turned off, shutting off the VLC voltage.

After reset, if the P*LCR register (*; Port No.) for each port is set to "1" with LCDCR<EDSP> = "0", a GND level is output from the pin which can be used as segment.


The power switch is turned on to supply VLC voltage to LCD driver by setting with LCDCR<EDSP> to "1".


If the IDLE0, SLEEP0, or STOP mode is activated, LCDCR EDSP is automatically changed to "0" to blank the display. To turn the display back on after releasing from the previous mode, set LCDCR EDSP to "1" again.

Note: During reset, the LCD common outputs (COM3 to COM0) are fixed "0" level. However, the multiplex port (input/output port or SEG output is selectable) becomes high impedance. Therefore, when the reset input is long remarkably, ghost problem may appear in LCD display.

15.2.4 Adjusting the LCD panel drive capability

The LCD panel drive capability can be adjusted by programming LCDCR<LRSE>. When the period of enabling of the low bleeder resistor is lengthened, the drive capability becomes higher while the power consumption increases. Reversely, when the period of enabling of the low bleeder resistor is shortened, the drive capability becomes lower while the power consumption decreases. If the drive capability is not enough, the LCD display might present a ghost problem. So, implement the optimum drive capability for the LCD panel used. The figure below shows the bleeder resistance timing and equivalent circuit for 1/4 duty and 1/3 bias.





15.3 LCD Display Operation

15.3.1 Display data setting

Display data is stored to the display data area (address 0F84H to 0F8FH,12 bytes) in the DBR. The display data stored in the display data area is automatically read out and sent to the LCD driver by the hardware. The LCD driver generates the segment signal and common signal according to the display data and driving method. Therefore, display patterns can be changed by only over writing the contents of display data area by the program. Table 15-4 shows the correspondence between the display data area and SEG/COM pins.

LCD light when display data is "1" and turn off when "0". According to the driving method of LCD, the number of pixels which can be driven becomes different, and the number of bits in the display data area which is used to store display data also becomes different.

Therefore, the bits which are not used to store display data as well as the data buffer which corresponds to the addresses not connected to LCD can be used to store general user process data (see Table 15-3).

_					((
	Driving methods	Bit 7/3	Bit 6/2	Bit 5/1	Bit 4/0	$\mathcal{Y}_{\mathcal{T}}$
Ĩ	1/4 Duty	COM3	COM2	COM1	COMO	Z
	1/3 Duty	-	COM2	COM1	COMO	\checkmark
	1/2 Duty	-		COM1	COMO	
	Static	(\searrow	- ((сомо	

Table 15-3 Driving Method and Bit for Display Data

Note: -: This bit is not used for display data

Table 15-4 LCD Display Data Area (DBR)

					\sim		
Address	Bit 7	Bit 6 Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0F84H		(SEG9))		\sim	Rese	erved	
0F85H		SEG11	~	$\langle \bigcirc \rangle$	SEG	G10	
0F86H	\frown	((/ SEG13		\geq	SEG	G12	
0F87H		SEG15	(Ω)	\wedge	SEG	G14	
0F88H	$\langle \langle \rangle$	SEG17))	SEG	G16	
0F89H	\sim	SEG19	$/ \subset$	1	SEG	G18	
0F8AH		SEG21			SEG	G20	
0F8BH		SEG23			SEG	322	
0F8CH		SEG25	\diamond		SEG	G24	
0F8DH	\bigtriangledown	SEG27			SEG	326	
0F8EH		SEG29			SEG	G28	
OF8FH		SEG31			SEG	G30	
	СОМЗ	> COM2 COM1	COM0	COM3	COM2	COM1	COM0
	2						
2 2 Blanking	r	×					

15.3.2 Blanking

Blanking is enabled when LCDCR<EDSP> is cleared to "0".


To blank the LCD display and turn it off, a GND-level signal is output to the COM pin and the port which can be used as the segment by setting of P*LCR register (*; Port No.). At this time, the power switch of VLC pin is turned off.

15.4 Control Method of LCD Driver

15.4.1 Initial setting


Figure 15-4 shows the flowchart of initialization.

Example :To operate a 1/4 duty LCD of 32 segments \times 4 com-mons at frame frequency fc/2¹⁶ [Hz], The period of enabling of the low bleeder resistor: 2⁸/fc




	LD	(HL), W
	RET	
TABLE:	DB	11011111B, 00000110B, 11100011B, 10100111B, 00110110B, 10110101B, 11110101B, 00010111B,
		11110111B, 10110111B

Note: DB is a byte data definition instruction.



Example: (2) Table 15-6 shows an example of display data which are displayed using 1/2 duty LCD in the same way as Table 15-5. The connection between pins COM and SEG are the same as shown in Figure 15-6.





Number	Displa	ay data	Number	Display data			
Number	High order address	Low order address	Low order address		Low order address		
0	**01**11	**01**11	5	**11**10	**01**01		
1	**00**10	**00**10	6	**11**11	**01**01		
2	**10**01	**01**11	7	**01**10	**00**11		
3	**10**10	**01**11	8	**11**11	**01**11		
4	**11**10	**00**10	9	**11**10) **01**11		



Note: *: Don't care








Figure 15-7 1/4 Duty (1/3 Bias) Drive



TOSHIBA










16. Input/Output Circuit


16.1 Control pins

The input/output circuitries of the TMP86C822UG control pins are shown below.



Note: The TEST pin of TMP86PH22UG does not have a pull-down resistor. Fix the TEST pin at Low level.

16.2 Input/Output Ports



TOSHIBA

Port	I/O	Input/Output Circuitry	Remarks
P37	Output	Initial "High-Z" Output latch input Data output Disable	Sink open drain output High current output (Nch)
P61 to P64	I/O	Initial "High-Z" Analog input Data output Output latch input Disable Pin input Key-on Wakeup	Tri-stateo I/O Hysteresis input R = 100 Ω (typ.) Analog input Key on wake up input (P64 only)

17. Electrical Characteristics

17.1 Absolute Maximum Ratings

The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

			,	V _{SS} = 0 V)
Parameter	Symbol	Pins	Rating	Unit
Supply Voltage	V _{DD}		-0.3 to 6.5	V
Input Voltage	V _{IN}		–0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}		–0.3 to V _{DD} + 0.3	\bigtriangledown_{v}
	I _{OUT1}	P1, P33, P34, P5, P6, P7 Port	1.8	
Output Current (Per 1 pin)	I _{OUT2}	P1, P2, P5, P6, P7 Port	32	
	I _{OUT3}	P33, P34, P37 Port	30	
	ΣI_{OUT1}	P1, P33, P34, P5, R6, P7 Port	30	mA
Output Current (Total)	ΣI_{OUT2}	P1, P2, P5, P6, P7 Port	60	
	ΣI_{OUT3}	P33, P34, P37 Port	60	
Power Dissipation [Topr = 85°C]	PD		350	
Soldering Temperature (Time)	Tsld		260 (10 s)	
Storage Temperature	Tstg		-55 to 125	°C
Operating Temperature	Topr		-40 to 85	

17.2 Recommended Operating Condition

The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

				(V _{ss}	=0 V, Topr = -4	0 to 85°C)
Parameter	Symbol	Pins	Condition	Min	Max	Unit
			fc = 16 MHz	4.5		
			IDLE0, 1, 2 mode	4.0		
			fc = 8 MHz	$\sum_{2.7}$		
Supply Voltage			IDLE0, 1, 2 mode		\bigcirc	
	V _{DD}		fc = 4.2MHz	2	5.5	
			IDLE0, 1, 2 mode	1.8		
		(Note1))			
			kHz SLEEP0, 1, 2 mode	- <u>·</u> · ·	v	
			STOP mode			
	V _{IH1}	Except Hysteresis input	V _{DD} ≥4.5 V	V _{DD} × 0.70	~	
Input High Level	V _{IH2}	Hysteresis input		$V_{DD} \times 0.75$	V _{DD}	
	V _{IH3}		Vpp < 4.5 V	V _{DD} × 0.90		
	V _{IL1}	Except Hysteresis input	V _{DD} ≥4,5V	\bigcirc	$V_{DD} \times 0.30$	
Input Low Level	V _{IL2}	Hysteresis input	VDD 2 4.9 V	0	$V_{DD} imes 0.25$	
	V _{IL3}		$V_{DD} \le 4.5 V$		$V_{DD} imes 0.10$	
			V _{DD} = 1.8 V to 5.5 V		4.2	
Clock Frequency	fc	XIN, XOUT	V _{DD} = 2.7 V to 5.5 V	1.0	8.0	MHz
clock requency			V _{DD} = 4.5 V to 5.5 V		16.0	
	fs	XTIN, XTOUT		30.0	34.0	kHz

Note 1: When the supply voltage is $1.8 V \le V_{DD} < 2.0 V$, the operating temperature is Topr = -20 to 85°C.

17.3 DC Characteristics

Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
Hysteresis Voltage	V _{HS}	Hysteresis input		- <	0.9	-	V
	I _{IN1}	TEST	V _{DD} = 5.5 V, V _{IN} = 0 V	- /		-2	
Input Current	I _{IN2}	Sink Open Drain, Tri-state	V_{DD} = 5.5 V, V_{IN} = 5.5 V/0 V			±2	μA
	I _{IN3}	RESET	V _{DD} = 5.5 V, V _{IN} = 5.5 V	. (-(//	<u>_</u> -	+2	
Input Resistance	R _{IN1}	TEST Pull-Down	V _{DD} = 5.5 V, V _{IN} = 5.5 V	2-12	70	-	kΩ
input Resistance	R _{IN2}	RESET Pull-Up	VDD = 5.5 V, VIN = 0 V	100	220	450	K52
	I _{LO1}	Sink Open Drain Port	V _{DD} = 5.5 V, V _{OUT} = 5.5 V		-	2	
Output leakage current	I _{LO2}	Tri-state Port	V _{DD} = 5.5 V, V _{OUT} = 5.5 V/0 V	>-	((<u>+2</u>	μA
Output High Voltage	V _{OH}	C-MOS, Tri-state Port	V _{DD} = 4.5 V, I _{OH} = -0.7 mA	4.1	f2	<u> </u>	
Output Low Voltage	V _{OL}	Except XOUT, P33, P34 and P37 Port	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	-0	(\bigcirc)	0.4	V
Output Low Current	I _{OL}	High Current Port (P33, P34 and P37 Port)	V _{DD} = 4.5 V, V _{OL} = 1.0 V		20	У-	mA
Supply Current in NORMAL1, 2 mode			V _{DD} = 5,5 V V _{IN} = 5.3 V/0.2 V		11.1	16.0	
Supply Current in IDLE0, 1, 2 mode			fc = 16 MHz fs = 32,768 kHz (Except LCD current, Include AD current)		7.1	11.0	mA
Supply Current in NORMAL1, 2 mode		$\left(\right)$	$V_{DD} = 5.5 V$ $V_{IN} = 5.3 V/0.2 V$)) -	10.5	15.0	
Supply Current in IDLE0, 1, 2 mode	I _{DD}	(\mathcal{C})	fc = 16 MHz fs = 32.768 kHz (Except LCD and AD current)	_	6.5	10.0	
Supply Current in SLOW1 mode			V _{DD} = 3.0 V	-	10	21	
Supply Current in SLEEP1 mode	[[V _{IN} = 2.8 V/0.2 V fs = 32/768 kHz	-	7.5	16	
Supply Current in SLEEP0 mode			(Except LCD current)	_	5	12	μA
Supply Current in STOP mode	\land		V _{DD} = 5.5 V V _{IN} = 5.3 V/0.2 V	_	0.5	10	

 $(V_{SS} = 0 V, Topr = -40 \text{ to } 85^{\circ}C)$

Note 1: Typical values show those at Top $= 25^{\circ}$ C, V_{DD} = 5 V

Note 2: Input current (I_{IN1}, I_{IN3}): The current through pull-up or pull-down resistor is not included.

Note 3: When the LCD driver is enable, I_{LCD} current is added to I_{DD}. Refer to the LCD characteristics about I_{LCD}. When the AD converter is enable, ladder resistance current is added to I_{DD}.

Note 4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE0, 1, 2.

17.4 LCD Characteristics

					(V _{SS} =)	0 V, Topr = -4	0 to 85°C)
Parameter	Symbol	Pins	Condition	Min	Тур.	Max	Unit
			V_{DD} = 5.5 V, VLC = 0 V R _{OS1} = R _{OC1} = 20kΩ 1/4 Duty, 1/3 Bias	- (92	-	
LCD resistor current	ILCD		V_{DD} = 5.5 V, VLC = 0 V R_{OS1} = R_{OC1} = 200k Ω 1/4 Duty, 1/3 Bias		9.2	-	μΑ
(V _{DD} - VLC)	LCD		V_{DD} = 3.0 V, VLC = 0 V R_{OS1} = R_{OC1} = 20k Ω 1/4 Duty, 1/3 Bias		50	-	μΛ
			$V_{DD} = 3.0 V, VLC = 0 V$ $R_{OS1} = R_{OC1} = 200k\Omega$ 1/4 Duty, 1/3 Bias		5		
Segment Output Low Resistance	R _{OS1}	SEG pin		-0	20		
Common Output Low Resistance	R _{OC1}	COM pin		- (~	20	У –	kΩ
Segment Output High Resistance	R _{OS2}	SEG pin		<u>_(</u>	200	-	K22
Common Output High Resistance	R _{OC2}	COM pin		(7/3)	200	-	
	V _{02/3}			3.8	-	4.2	
Segment/Common Output Voltage	V _{01/2}	SEG/COM pin	V _{DD} = 5,0 V, VLC = 2.0 V	3.3	-	3.7	V
	V _{01/3}			2.8	-	3.2	

Note 1: Output resistors R_{OS} and R_{OC} indicate "ON" when switching levels.

Note 2: $V_{02/3}$ indicates the output voltage at 2/3 level when operating in the 1/4 or 1/3 duty mode.

Note 3: V_{01/2} indicates the output voltage at 1/2 level when operating in the 1/2 or static duty mode.

Note 4: V_{O1/3} indicates the output voltage at 1/3 level when operating in the 1/4 or 1/3 duty mode.

Note 5: When using LCD, it is necessary to consider values of $R_{OS1/2}$ and $R_{OC1/2}$.

17.5 AD Conversion Characteristics

			$(V_{SS} = 0.0 V,$	$4.5 \text{ V} \le \text{V}_{\text{DD}} \le 8$	5.5 V, Topr =	40 to 85°C)
Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Input Voltage	V _{AIN}		V _{SS}		V _{DD}	V
Non linearity Error			-	-	± 1	
Zero Point Error		V _{DD} = 5.0 V V _{SS} = 0.0 V	-	((-))	± 1	LSB
Full Scale Error		V _{SS} = 0.0 V	- (-		± 1	LGD
Total Error			<u> </u>	()-	± 2	
			$\sum / /$	\mathcal{T}		

			$(V_{\rm SS} = 0.0 V,$	2.7 V ≤ V _{DD} < 4	.5 V, Topr =	40 to 85°C)
Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog Input Voltage	V _{AIN}	~	Vss	- (VDD	V
Non linearity Error				- ~	± 1	
Zero Point Error		$V_{DD} = 2.7 V$ $V_{SS} = 0.0 V$	~~ -	6) ⊉ 1	LSB
Full Scale Error		V _{SS} = 0.0 V) - 🛇			130
Total Error			-	1 - G	()/± 2	

(V_{SS} = 0.0 V, 2.0 V ≤ V_{DD} < 2.7 V, Topr = -40 to 85°C) (Note 4) (V_{SS} = 0.0 V, 1.8 V ≤ V_{DD} < 2.0 V, Topr = -10 to 85°C) (Note 4)

		(.33			101000	
Parameter	Symbol	Condition	(Min/ <	Тур.	Max	Unit
Analog Input Voltage	V _{AIN}		V _{SS}	-	V_{DD}	V
Non linearity Error			$\int f$	-	± 2	
Zero Point Error	((V _{DB} = 1.8 V V _{SS} = 0.0 V	. //	-	± 2	LSB
Full Scale Error		V _{SS})= 0.0 V	V -	-	± 2	LOD
Total Error	(\mathcal{C})	\sim	-	-	± 4	

Note 1: The total error includes all errors except a quantization error, and is defined as maximum deviation from the ideal conversion line.

Note 2: Conversion time is different in recommended value by power supply voltage. About conversion time, please refer to "8-bit AD converter (ADC)".

Note 3: Please use input voltage to AIN input Pin in limit of V_{DD} - V_{SS}. When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.

Note 4: When AD is used with V_{DD} < 2.0 V, the guaranteed temperature range varies with the operating voltage.

17.6 AC Characteristics

(V_{SS} = 0 V, V_{DD} = 4.5 to 5.5 V, Topr = –40 to 85° C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
		NORMAL1, 2 mode				
Machine Cycle Time	tcy	IDLE1, 2 mode	0.25		4	
	icy	SLOW1, 2 mode	117.6		133.3	μs
		SLEEP1, 2 mode	117.0		155.5	
High Level Clock Pulse Width	t _{WCH}	For external clock operation		$\langle \rangle$		
Low Level Clock Pulse Width	t _{WCL}	(XIN input) fc = 16 MHz		31,25	_	ns
High Level Clock Pulse Width	t _{WCH}	For external clock operation		\mathbf{P}		
Low Level Clock Pulse Width	t _{WCL}	(XTIN input) fs = 32.768 kHz		15.26	-	μS

 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.7 \text{ to } 4.5 \text{ V}, \text{ Topr} = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min /	тур.()	Max	Unit
		NORMAL1, 2 mode	0.5			
Machine Cycle Time	tcy	SLOW1, 2 mode SLEEP1, 2 mode	117.6	ĨĮ	133.3	μs
High Level Clock Pulse Width	t _{WCH}	For external clock operation	$(\bigcirc/$	\bigcirc		
Low Level Clock Pulse Width	t _{WCL}	(XIN input) fc ≜ 8 MHz		62.5	_	ns
High Level Clock Pulse Width	t _{WCH}	For external clock operation				
Low Level Clock Pulse Width	t _{WCL}	(XTIN input) fs = 32.768 kHz		15.26	-	μS
	$\overline{(}$		(V _{SS} = 0 V	∕, V _{DD} = 1.8 to ∶	2.7 V, Topr = -4	40 to 85°C
Parameter	Symbol	Condition	Min	Typ	Max	Unit

$(V_{SS} = 0 V, V_{DD} = 1.8 \text{ to } 2.7 V, T$	Topr = -40 to 85° C)
--	---------------------------------


Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machine Cycle Time		NORMAL1, 2 mode	0.95	_	4	μS
		SLOW1, 2 mode SLEEP1, 2 mode	117.6	_	133.3	μο
High Level Clock Pulse Width	∑ ^t wcн <	For external clock operation		440.05		
Low Level Clock Pulse Width	t _{WCL}	(XIN input) fc = 4:2 MHz	-	119.05	-	ns
High Level Clock Pulse Width	^t wсн />	For external clock operation		45.00		
Low Level Clock Pulse Width	twc	(XTIN input) fs = 32.768 kHz	-	15.26	-	μS

Note 1: When the supply voltage is $1.8 \text{ V} \leq V_{pD} < 2.0 \text{ V}$, the operating temperature is Topr = -20 to 85°C.

17.7 Timer Counter 1 input (ECIN) Characteristics

					-	= 0 V, Topr = -4	
Parameter	Symbol	Conc		Min	Тур.	Max	Unit
		Frequency measure-	Single edge count	-	<u> </u>	16	
		ment mode V _{DD} = 4.5 to 5.5 V	Both edge count	-		16	
		Frequency measure-	Single edge count	-		8	
TC1 input (ECIN input)	t _{TC1}	ment mode V _{DD} = 2.7 to 4.5 V	Both edge count	_ ((7/3	8	MHz
		Frequency measure-	Single edge count	7		4.2	
		ment mode V _{DD} = 1.8 to 2.7 V	Both edge count			4.2	

17.8 Recommended Oscillating Conditions



- Note 1: A quartz resonator can be used for high-frequency oscillation only when V_{DD} is 2.7 V or above. If V_{DB} is below 2.7 V, use a ceramic resonator.
- Note 2: To ensure stable oscillation, the resonator position, load capacitance, etc. must be appropriate. Because these factors are greatly affected by board patterns, please be sure to evaluate operation on the board on which the device will actually be mounted.
- Note 3: For the resonators to be used with Toshiba microcontrollers, we recommend ceramic resonators manufactured by Murata Manufacturing Co., Ltd.
 - For details, please visit the website of Murata at the following URL: http://www.murata.com

17.9 Handling Precaution

- The solderability test conditions for lead-free products (indicated by the suffix G in product name) are shown below.
 - 1. When using the Sn-37Pb solder bath Solder bath temperature = 230 °C Dipping time = 5 seconds Number of times = once
 - R-type flux used
 - 2. When using the Sn-3.0Ag-0.5Cu solder bath Solder bath temperature = 245 °C
 - Dipping time = 5 seconds
 - Number of times = once
 - R-type flux used


Note: The pass criteron of the above test is as follows:

Solderability rate until forming \geq 95 %

- When using the device (oscillator) in places exposed to high electric fields such as cathode-ray tubes, we recommend electrically shielding the package in order to maintain normal operating condition.

18. Package Dimension

P-LQFP44-1010-0.80B



This is a technical document that describes the operating functions and electrical specifications of the 8-bit microcontroller series TLCS-870/C (LSI).

Toshiba provides a variety of development tools and basic software to enable efficient software development.

These development tools have specifications that support advances in microcomputer hardware (LSI) and can be used extensively. Both the hardware and software are supported continuously with version updates.

The recent advances in CMOS LSI production technology have been phenomenal and microcomputer systems for LSI design are constantly being improved. The products described in this document may also be revised in the future. Be sure to check the latest specifications before using.

Toshiba is developing highly integrated, high-performance microcomputers using advanced MOS production technology and especially well proven CMOS technology.

We are prepared to meet the requests for custom packaging for a variety of application areas. We are confident that our products can satisfy your application needs now and in the future.