# Low Charge Injection 8-Channel High Voltage Analog Switch 

## Features

- HVCMOS technology for high performance
- Very low quiescent power dissipation-10 A
- Output On-resistance typically $11 \Omega$
- Low parasitic capacitance
- DC to 10 MHz analog signal frequency
- -60dB typical off-isolation at 5 MHz
- CMOS logic circuitry for low power
- Excellent noise immunity
- Serial shift register logic control with latches
- Flexible operating supply voltages
- Surface mount packages


## Applications

- Medical Ultrasound Imaging
- Non-Destructive Evaluation


## General Description

The Supertex HV219 is a low switch resistance, low charge injection 8-channel 200 V analog switch integrated circuit (IC) intended primarily for medical ultrasound imaging. The device can also be used for NDE, non-destructive evaluation applications. The HV219 is a lower switch resistance, 11ohms versus 22ohms, version of the Supertex HV20220 device. The lower switch resistance will help reduce insertion loss. It has the same pin configuration as that of the Supertex HV20220PJ and the HV20220FG.

The device is manufactured using Supertex's HVCMOS (high voltage CMOS) technology with high voltage bilateral DMOS structures for the outputs and low voltage CMOS logic for the input control. The outputs are configured as eight independent single pole single throw 11 ohms analog switches. The input logic is an 8bit serial to parallel shift register followed by an 8 -bit parallel latch. The switch states are determined by the data in the latch. Logic high will correspond to a closed switch and logic low as an opened switch.

The HV219 is designed to operate on various combinations of high voltage supplies. For example the $\mathrm{V}_{\mathrm{PP}}$ and $\mathrm{V}_{\mathrm{NN}}$ supplies can be: $+40 \mathrm{~V} /-160 \mathrm{~V},+100 \mathrm{~V} /-100 \mathrm{~V}$, or $+160 \mathrm{~V} /-40 \mathrm{~V}$. This allows the user to maximize the signal voltage for uni-polar negative, bi-polar, or unipolar positive.

Block Diagram


Ordering Information

|  | Maximum Analog | Package Options |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{V}_{\mathrm{PP}}-\mathbf{V}_{\mathrm{NN}}$ | Switch Voltage | 28-lead plastic chip carrier PLCC | 48-lead TQFP | Die |
| 200 V | $180 \mathrm{~V}_{\text {P-P }}$ | HV219PJ | HV219FG | HV219X |

## Absolute Maximum Ratings*

| $V_{\text {DD }}$ Logic supply | -0.5 V to +15 V |
| :---: | :---: |
| $\mathrm{V}_{\text {PP }}-\mathrm{V}_{\text {NN }}$ differential supply | 220 V |
| $V_{\text {PP }}$ Positive supply | -0.5 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{V}_{\text {NN }}$ Negative supply | +0.5 V to -200 V |
| Logic input voltage | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Analog signal range | $\mathrm{V}_{\mathrm{NN}}$ to $\mathrm{V}_{\mathrm{PP}}$ |
| Peak analog signal current | 3.0A |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Power dissipation | 28-Lead PLCC 1.2W |
|  | 48 Lead TQFP 1.0W |

*Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## Operating Conditions

| Symbol | Parameter | Value |
| :---: | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | Logic power supply | 4.5 V to 13.2 V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Positive high voltage supply | 40 V to $\mathrm{V}_{\mathrm{NN}}+200 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{NN}}$ | Negative high voltage supply | -40 V to -160 V |
| $\mathrm{~V}_{I \mathrm{H}}$ | Input logic voltage high | $\mathrm{V}_{\mathrm{DD}}-1.5 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{IL}}$ | Input logic voltage low | 0 V to 1.5 V |
| $\mathrm{~V}_{\mathrm{SIG}}$ | Analog signal voltage peak to peak | $\mathrm{V}_{\mathrm{NN}}+10 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ |
| $\mathrm{~T}_{\mathrm{A}}$ | Operating free air temperature | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |

Electrical Characteristics
DC Characteristics (over recommended operating conditions uness othemise notec)

| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | Units | Conditions |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |  |
| $\mathrm{R}_{\text {ONS }}$ | Small Signal Switch On-Resistance |  | 15 |  | 13 | 19 |  | 24 | Ohms | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}$ |
|  |  |  | 13 |  | 11 | 14 |  | 16 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ | $V_{\text {NN }}=-160 \mathrm{~V}$ |
|  |  |  | 13 |  | 11 | 14 |  | 15 |  | $\mathrm{I}_{\text {IIG }}=5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}$ |
|  |  |  | 9 |  | 9 | 12 |  | 14 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ | $\mathrm{V}_{\text {NN }}=-100 \mathrm{~V}$ |
|  |  |  | 12 |  | 10 | 13 |  | 15 |  | $\mathrm{I}_{\text {SIG }}=5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}$ |
|  |  |  | 11 |  | 8 | 13 |  | 14 |  | $\mathrm{I}_{\text {SIG }}=200 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{NN}}=-40 \mathrm{~V}$ |
| $\Delta \mathrm{R}_{\text {ONS }}$ | Small Signal Switch On-Resistance Matching |  | 20 |  | 5.0 | 20 |  | 20 | \% | $\begin{aligned} & I_{\text {SIG }}=5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V} \end{aligned}$ |  |
| $\mathrm{R}_{\mathrm{ONL}}$ | Large Signal Switch On-Resistance |  |  |  | 8 |  |  |  | Ohms | $V_{S I G}=V_{\text {PP }}-10 \mathrm{~V}, \mathrm{I}_{\text {SIG }}=1 \mathrm{~A}$ |  |
| $I_{\text {SoL }}$ | Switch Off Leakage per Switch |  | 5.0 |  | 1.0 | 10 |  | 15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\text {SIG }}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}$ and $\mathrm{V}_{\text {NN }}+10 \mathrm{~V}$ |  |
|  | DC offset Switch off |  | 300 |  | 100 | 300 |  | 300 | mV | $\mathrm{R}_{\text {LOAD }}=100 \mathrm{~K} \Omega$ |  |
|  | DC offset Switch on |  | 500 |  | 100 | 500 |  | 500 | mV | $\mathrm{R}_{\text {LOAD }}=100 \mathrm{~K} \Omega$ |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\text {PP }}$ supply current |  |  |  | 10 | 50 |  |  | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\text {NN }}$ supply current |  |  |  | -10 | -50 |  |  | $\mu \mathrm{A}$ | All switches off |  |
| $\mathrm{I}_{\text {PPQ }}$ | Quiescent $\mathrm{V}_{\mathrm{PP}}$ supply current |  |  |  | 10 | 50 |  |  | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5 \mathrm{~mA}$ |  |
| $\mathrm{I}_{\mathrm{NNQ}}$ | Quiescent $\mathrm{V}_{\mathrm{NN}}$ supply current |  |  |  | -10 | -50 |  |  | $\mu \mathrm{A}$ | All switches on, $\mathrm{I}_{\mathrm{sw}}=5 \mathrm{~mA}$ |  |
|  | Switch output peak current |  | 3.0 |  | 3.0 | 2.0 |  | 2.0 | A | $\mathrm{V}_{\text {SIG }}$ duty cycle < 0.1\% |  |
| $\mathrm{f}_{\mathrm{SW}}$ | Output switch frequency |  |  |  |  | 50 |  |  | kHz | Duty cycle $=50 \%$ |  |
|  | Average $\mathrm{V}_{\mathrm{PP}}$ supply current |  | 6.5 |  |  | 7.0 |  | 8.0 | mA | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \\ & \hline \end{aligned}$ | All output switches are turning On and Off at 50 KHz with no load. |
| $l_{\text {PP }}$ |  |  | 4.0 |  |  | 5.0 |  | 5.5 |  | $\begin{aligned} & \begin{array}{l} V_{P P}=+100 \mathrm{~V} \\ V_{N N}=-100 \mathrm{~V} \end{array} \end{aligned}$ |  |
|  |  |  | 4.0 |  |  | 5.0 |  | 5.5 |  | $\begin{aligned} & \begin{array}{l} V_{P P}=+160 \mathrm{~V} \\ V_{N N}=-40 \mathrm{~V} \end{array} \end{aligned}$ |  |
| $I_{\text {NN }}$ | Average $\mathrm{V}_{\mathrm{NN}}$ supply current |  | 6.5 |  |  | 7.0 |  | 8.0 | mA | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \\ & \hline \end{aligned}$ |  |
|  |  |  | 4.0 |  |  | 5.0 |  | 5.5 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V} \\ & V_{N N}=-100 \mathrm{~V} \\ & \hline \end{aligned}$ |  |
|  |  |  | 4.0 |  |  | 5.0 |  | 5.5 |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V} \\ & \hline \end{aligned}$ |  |
| $I_{\text {DD }}$ | Average $\mathrm{V}_{\mathrm{DD}}$ supply current |  | 4.0 |  |  | 4.0 |  | 4.0 | mA | $\mathrm{f}_{\mathrm{CLK}}=5 \mathrm{MHz}, \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {DDQ }}$ | Quiescent $\mathrm{V}_{\mathrm{DD}}$ supply current |  | 10 |  |  | 10 |  | 10 | $\mu \mathrm{A}$ | All logic inputs are static |  |
| $\mathrm{I}_{\text {SOR }}$ | Data out source current | 0.45 |  | 0.45 | 0.70 |  | 0.40 |  | mA | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\mathrm{DD}}-0.7 \mathrm{~V}$ |  |
| $\mathrm{I}_{\text {SINK }}$ | Data out sink current | 0.45 |  | 0.45 | 0.70 |  | 0.40 |  | mA | $\mathrm{V}_{\text {OUT }}=0.7 \mathrm{~V}$ |  |
| $\mathrm{C}_{\text {IN }}$ | Logic input capacitance |  | 10 |  |  | 10 |  | 10 | pF |  |  |

Electrical Characteristics


| Sym | Parameter | $0^{\circ} \mathrm{C}$ |  | $+25^{\circ} \mathrm{C}$ |  |  | $+70^{\circ} \mathrm{C}$ |  | $\begin{gathered} \text { Unit } \\ \mathrm{s} \end{gathered}$ | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Typ | Max | Min | Max |  |  |
| $\mathrm{t}_{\text {SD }}$ | Set Up Time Before $\overline{\mathrm{LE}}$ Rises | 150 |  | 150 |  |  | 150 |  | ns |  |
| $\mathrm{t}_{\text {WLE }}$ | Time Width of $\overline{\mathrm{LE}}$ | 150 |  | 150 |  |  | 150 |  | ns |  |
| $\mathrm{t}_{\mathrm{DO}}$ | Clock Delay Time to Data out |  | 150 |  |  | 150 |  | 150 | ns |  |
| $\mathrm{tw}_{\mathrm{CL}}$ | Time Width of CL | 150 |  | 150 |  |  | 150 |  | ns |  |
| $\mathrm{t}_{\text {Su }}$ | Set Up Time Data to Clock | 15 |  | 15 | 8.0 |  | 20 |  | ns |  |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time Data from Clock | 35 |  | 35 |  |  | 35 |  | ns |  |
| $\mathrm{f}_{\text {CLK }}$ | Clock Frequency |  | 5.0 |  |  | 5.0 |  | 5.0 | MHz | 50\% duty cycle, $\mathrm{f}_{\text {DATA }}=\mathrm{f}_{\text {CLK }} / 2$ |
| tr,tf | Clock rise and fall Times |  | 50 |  |  | 50 |  | 50 | ns |  |
| Ton | Turn on Time |  | 5.0 |  |  | 5.0 |  | 5.0 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SIG}}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{~K} \Omega \\ & \hline \end{aligned}$ |
| Toff | Turn off Time |  | 5.0 |  |  | 5.0 |  | 5.0 | $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{SIG}}=\mathrm{V}_{\mathrm{PP}}-10 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=10 \mathrm{~K} \Omega \\ & \hline \end{aligned}$ |
| dv/dt | Maximum $\mathrm{V}_{\text {SIG }}$ Slew Rate |  | 20 |  |  | 20 |  | 20 | V/ns | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V} \end{aligned}$ |
|  |  |  | 20 |  |  | 20 |  | 20 |  | $\begin{aligned} & V_{P P}=+100 \mathrm{~V}, \\ & V_{N N}=-100 \mathrm{~V} \end{aligned}$ |
|  |  |  | 20 |  |  | 20 |  | 20 |  | $\begin{aligned} & V_{P P}=+160 \mathrm{~V}, \\ & V_{N N}=-40 \mathrm{~V} \end{aligned}$ |
| KO | Off Isolation | -30 |  | -30 | -33 |  | -30 |  | dB | $\begin{aligned} & \mathrm{F}=5 \mathrm{MHz}, 1 \mathrm{~K} \Omega / / 15 \mathrm{pF} \\ & \text { load } \end{aligned}$ |
|  |  | -58 |  | -58 |  |  | -58 |  |  | $\mathrm{F}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| Kcr | Switch Crosstalk |  |  | -60 |  |  |  |  | dB | $\mathrm{F}=5.0 \mathrm{MHz}, 50 \Omega$ load |
| lid | Output Switch Isolation Diode Current |  | 300 |  |  | 300 |  | 300 | mA | 300ns pulse width, 2.0\% duty cycle |
| $\mathrm{C}_{\text {SG }}$ (off) | Off Capacitance SW to Gnd | 14 | 25 | 14 | 20 | 25 | 14 | 25 | pF | 0V, f = 1MHz |
| $\mathrm{C}_{\text {SG }}$ (on) | On Capacitance SW to Gnd | 40 | 60 | 40 | 50 | 60 | 40 | 60 | pF | $0 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |
| $+\mathrm{V}_{\text {SPK }}$ | Output Voltage Spike |  |  |  |  | 150 |  |  | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-160 \mathrm{~V}, \\ & \mathrm{R}_{\mathrm{LOAD}}=50 \mathrm{ohm} \end{aligned}$ |
| - $\mathrm{V}_{\text {SPK }}$ |  |  |  |  |  | 200 |  |  |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  |  |  |  |  | 150 |  |  | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \\ & R_{\mathrm{LOAD}}=50 \mathrm{ohm} \end{aligned}$ |
| - $\mathrm{V}_{\text {SPK }}$ |  |  |  |  |  | 200 |  |  |  |  |
| $+\mathrm{V}_{\text {SPK }}$ |  |  |  |  |  | 150 |  |  | mV | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \\ & R_{\mathrm{LOAD}}=50 \mathrm{ohm} \end{aligned}$ |
| - $\mathrm{V}_{\text {SPK }}$ |  |  |  |  |  | 200 |  |  |  |  |
| Q | Charge Injection |  |  |  | 1450 |  |  |  | pC | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+40 \mathrm{~V}, \\ & V_{\mathrm{NN}}=-160 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  | 1050 |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-100 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |
|  |  |  |  |  | 550 |  |  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{PP}}=+160 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{NN}}=-40 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{SIG}}=0 \mathrm{~V} \end{aligned}$ |

## Power Up/Down Sequence

1) Power up/down sequence is arbitrary except GND must be powered up first and powered down last. This applies for applications powering GND of the IC with different voltages.
2) $\quad$ Vsig must always be at or in between $V_{P P}$ and $V_{N N}$ or floating during power up/down transition.
3) $\quad$ Rise and fall times of the power supplies $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{PP}}$, and $\mathrm{V}_{\mathrm{NN}}$ should not be less than 1.0 ms .

## Logic Truth Table

| Data in the 8-bit Shift Register |  |  |  |  |  |  |  | $\overline{\text { LE }}$ | CL | Output Switch State |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |  |  | SW0 | SW1 | SW2 | SW3 | SW4 | SW5 | SW6 | SW7 |
| L |  |  |  |  |  |  |  | L | L | OFF |  |  |  |  |  |  |  |
| H |  |  |  |  |  |  |  | L | L | ON |  |  |  |  |  |  |  |
|  | L |  |  |  |  |  |  | L | L |  | OFF |  |  |  |  |  |  |
|  | H |  |  |  |  |  |  | L | L |  | ON |  |  |  |  |  |  |
|  |  | L |  |  |  |  |  | L | L |  |  | OFF |  |  |  |  |  |
|  |  | H |  |  |  |  |  | L | L |  |  | ON |  |  |  |  |  |
|  |  |  | L |  |  |  |  | L | L |  |  |  | OFF |  |  |  |  |
|  |  |  | H |  |  |  |  | L | L |  |  |  | ON |  |  |  |  |
|  |  |  |  | L |  |  |  | L | L |  |  |  |  | OFF |  |  |  |
|  |  |  |  | H |  |  |  | L | L |  |  |  |  | ON |  |  |  |
|  |  |  |  |  | L |  |  | L | L |  |  |  |  |  | OFF |  |  |
|  |  |  |  |  | H |  |  | L | L |  |  |  |  |  | ON |  |  |
|  |  |  |  |  |  | L |  | L | L |  |  |  |  |  |  | OFF |  |
|  |  |  |  |  |  | H |  | L | L |  |  |  |  |  |  | ON |  |
|  |  |  |  |  |  |  | L | L | L |  |  |  |  |  |  |  | OFF |
|  |  |  |  |  |  |  | H | L | L |  |  |  |  |  |  |  | ON |
| X | X | X | X | X | X | X | X | H | L |  |  |  | D PRE | OUS S | ATE |  |  |
| X | X | X | X | X | X | X | X | X | H | OFF | OFF | OFF | OFF | OFF | OFF | OFF | OFF |

## Notes:

1. The eight switches operate independently.
2. Serial data is clocked in on the $L$ to $H$ transition clock.
3. The switches go to a state retaining their present condition at the rising edge of the $\overline{L E}$.
4. When $\overline{L E}$ is low, the shift register data flows through the latch.
5. Shift register clocking has no effect on the switch states if $\overline{L E}$ is high.
6. The clear input overrides all other inputs.

## Logic Timing Waveform



## Test Circuits




OFF Isolation


Isolation Diode Current

$K_{\text {CR }}=20 \log \frac{V_{\text {OUT }}}{V_{\text {IN }}}$
Crosstalk

$Q=1000 \mathrm{pF} \times V_{\text {OUT }}$
Charge Injection


Output Voltage Spike

## 28-Pin J-lead <br> Package Outline



$$
\frac{0.1725 \pm 0.0075}{(4.3815 \pm 0.1905)}
$$

(A)

$\frac{0.110 \pm 0.010}{(2.794 \pm 0.254)}$

## Pin Configuration

| 28 |  |  |  |
| :--- | :--- | :--- | :--- |
| Pin J-Lead | Function | Pin | Function |
| Pin | SW3 | 15 | N/C |
| 2 | SW3 | 16 | $D_{\text {IN }}$ |
| 3 | SW2 | 17 | CLK |
| 4 | SW2 | 18 | LE |
| 5 | SW1 | 19 | CL |
| 6 | SW1 | 20 | $D_{\text {OUT }}$ |
| 7 | SW0 | 21 | SW7 |
| 8 | SW0 | 22 | SW7 |
| 9 | N/C | 23 | SW6 |
| 10 | VPP $^{11}$ | N/C | 24 |
| SW6 |  |  |  |
| 12 | V $_{\text {NN }}$ | 25 | SW5 |
| 13 | GND | 26 | SW5 |
| 14 | V $_{\text {DD }}$ | 27 | SW4 |
|  |  | 28 | SW4 |



Top View
28-Pin J-Lead Package

Measurement Legend $=\frac{\text { Dimensions in Inches }}{\text { (Dimensions in Millimeters) }}$

## 48-Pin TQFP



Supertex inc. dos not recommend the use of its products in life support applications and will not knowingly sell its products for use in such applications unless it receives an adequate "products liability indemnification insurance agreement". Supertex does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product product specifications, refer to the Supertex website: http//www.supertex.com. For complete liability information on all Supertex products, refer to the most current databook or to the Legal/ Disclaimer page on the Supertex website.

