

## TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

## 1,048,576-WORD BY 16-BIT FULL CMOS STATIC RAM

**DESCRIPTION**

The TC55W1600XB is a 16,777,216-bit static random access memory (SRAM) organized as 1,048,576 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 2.3 to 3.1 V power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz and a minimum cycle time of 70 ns. It is automatically placed in low-power mode at 0.5  $\mu$ A standby current (at  $V_{DD} = 3$  V,  $T_a = 25^\circ\text{C}$ , maximum) when chip enable ( $\overline{\text{CE1}}$ ) is asserted high or ( $\text{CE2}$ ) is asserted low. There are three control inputs.  $\overline{\text{CE1}}$  and  $\text{CE2}$  are used to select the device and for data retention control, and output enable ( $\overline{\text{OE}}$ ) provides fast memory access. Data byte control pin ( $\overline{\text{LB}}$ ,  $\overline{\text{UB}}$ ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating range of  $-40^\circ$  to  $85^\circ\text{C}$ , the TC55W1600XB can be used in environments exhibiting extreme temperature conditions. The TC55W1600XB is available in a plastic 48-ball BGA.

**FEATURES**

- Low-power dissipation  
Operating: 9.3 mW/MHz (typical)
- Single power supply voltage of 2.3 to 3.1 V
- Power down features using  $\overline{\text{CE1}}$  and  $\text{CE2}$
- Data retention supply voltage of 1.5 to 3.1 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of  $-40^\circ$  to  $85^\circ\text{C}$
- Standby Current (maximum):

3.1 V	10 $\mu$ A
3.0 V	5 $\mu$ A

- Access Times (maximum):

	TC55W1600XB	
	7	8
Access Time	70 ns	85 ns
$\overline{\text{CE1}}$ Access Time	70 ns	85 ns
$\text{CE2}$ Access Time	70 ns	85 ns
$\overline{\text{OE}}$ Access Time	35 ns	45 ns

- Package:  
P-FBGA48-1012-0.80AZ (Weight: 0.26 g typ)

**PIN ASSIGNMENT (TOP VIEW)****48 PIN BGA**

	1	2	3	4	5	6
A	A4	A17	$\overline{\text{UB}}$	$\text{CE2}$	A8	A12
B	A3	A7	$\overline{\text{LB}}$	$\overline{\text{WE}}$	A9	A13
C	A2	A6	A18	NC	A10	A14
D	A1	A5	NC	A19	A11	A15
E	A0	I/O1	I/O3	I/O6	I/O8	A16
F	$\overline{\text{CE1}}$	I/O9	I/O11	I/O13	I/O15	NU
G	$\overline{\text{OE}}$	I/O10	I/O12	$V_{DD}$	I/O14	I/O16
H	$V_{SS}$	I/O2	I/O4	I/O5	I/O7	$V_{SS}$

**PIN NAMES**

A0~A19	Address Inputs
$\overline{\text{CE1}}$ , $\text{CE2}$	Chip Enable
R/W	Read/Write Control
$\overline{\text{OE}}$	Output Enable
$\overline{\text{LB}}$ , $\overline{\text{UB}}$	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
$V_{DD}$	Power
GND	Ground
NC	No Connection
NU	Not Used (Input)

\*: NU pin must be open or connected to GND.

The diagram illustrates a memory system architecture. At the top, a **MEMORY CELL ARRAY** (4,096 × 256 × 16) is connected to a **ROW ADDRESS DECODER**, which in turn connects to a **ROW ADDRESS REGISTER** and a **ROW ADDRESS BUFFER**. The **ROW ADDRESS BUFFER** is connected to address lines A1 through A19. The **ROW ADDRESS REGISTER** is connected to address lines A7 through A17. The **ROW ADDRESS DECODER** is connected to address lines A8 through A18. The **MEMORY CELL ARRAY** is connected to a **SENSE AMP** block. The **SENSE AMP** is connected to a **COLUMN ADDRESS DECODER**, which connects to a **COLUMN ADDRESS REGISTER** and a **COLUMN ADDRESS BUFFER**. The **COLUMN ADDRESS REGISTER** is connected to address lines A-1 through A16. The **COLUMN ADDRESS BUFFER** is connected to address lines A1 through A4. The **SENSE AMP** is connected to data lines I/O1 through I/O16. The **DATA INPUT BUFFER** and **DATA OUTPUT BUFFER** blocks are connected to the data lines. A **CLOCK GENERATOR** is connected to the **ROW ADDRESS REGISTER** and the **COLUMN ADDRESS REGISTER**. The system is controlled by **CE** (Chip Enable), **LB** (Low Byte), **UB** (Upper Byte), **WE** (Write Enable), and **OE** (Output Enable) signals. Power supply connections for **VDD** and **GND** are shown at the top right.

**OPERATING MODE**

MODE	$\overline{CE1}$	CE2	$\overline{OE}$	R/W	$\overline{LB}$	$\overline{UB}$	I/O1~I/O8	I/O9~I/O16	POWER
Read	L	H	L	H	L	L	Output	Output	I <sub>DDO</sub>
	L	H	L	H	H	L	High-Z	Output	I <sub>DDO</sub>
	L	H	L	H	L	H	Output	High-Z	I <sub>DDO</sub>
Write	L	H	*	L	L	L	Input	Input	I <sub>DDO</sub>
	L	H	*	L	H	L	High-Z	Input	I <sub>DDO</sub>
	L	H	*	L	L	H	Input	High-Z	I <sub>DDO</sub>
Output Deselect	L	H	H	H	L	L	High-Z	High-Z	I <sub>DDO</sub>
	L	H	H	H	H	L	High-Z	High-Z	I <sub>DDO</sub>
	L	H	H	H	L	H	High-Z	High-Z	I <sub>DDO</sub>
Standby	H	*	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>
	*	L	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>
	*	*	*	*	H	H	High-Z	High-Z	I <sub>DDS</sub>

\* = don't care

H = logic high

L = logic low

**MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3~3.9	V
V <sub>IN</sub>	Input Voltage	-0.3~3.9	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	-40~85	°C

**DC RECOMMENDED OPERATING CONDITIONS (Ta = -40° to 85°C)**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Power Supply Voltage	2.3	—	3.1	V
V <sub>IH</sub>	Input High Voltage	2.2	—	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	—	V <sub>DD</sub> × 0.22	V
V <sub>DH</sub>	Data Retention Supply Voltage	1.5	—	3.1	V

**DC CHARACTERISTICS** ( $T_a = -40^\circ$  to  $85^\circ\text{C}$ ,  $V_{DD} = 2.3$  to  $3.1\text{ V}$ )

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP	MAX	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>IN</sub> = 0 V~V <sub>DD</sub>			—	—	±1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = V <sub>DD</sub> - 0.4 V			-1.0	—	—	mA
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> = 0.4 V			1.0	—	—	mA
I <sub>LO</sub>	Output Leakage Current	CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> or LB = UB = V <sub>IH</sub> or R/W = V <sub>IL</sub> or OE = V <sub>IH</sub> , V <sub>OUT</sub> = 0 V~V <sub>DD</sub>			—	—	±1.0	μA
I <sub>DDO1</sub>	Operating Current	CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , R/W = V <sub>IH</sub> , LB = UB = V <sub>IL</sub> , I <sub>OUT</sub> = 0 mA and Other Input = V <sub>IH</sub> /V <sub>IL</sub>	t <sub>cycle</sub>	min	—	—	50	mA
				1 μs	—	—	10	
I <sub>DDO2</sub>		CE1 = 0.2 V, CE2 = V <sub>DD</sub> - 0.2 V R/W = V <sub>DD</sub> - 0.2 V, LB = UB = 0.2 V, I <sub>OUT</sub> = 0 mA, Other Input = V <sub>DD</sub> - 0.2 V/0.2 V	t <sub>cycle</sub>	min	—	—	45	mA
				1 μs	—	—	5	
I <sub>DDS1</sub>	Standby Current	1) CE1 = V <sub>IH</sub> or CE2 = V <sub>IL</sub> 2) LB = UB = V <sub>IH</sub>			—	—	2	mA
I <sub>DDS2</sub>		1) CE1 = V <sub>DD</sub> - 0.2 V, CE2 = V <sub>DD</sub> - 0.2 V	V <sub>DD</sub> = 3.1 V	Ta = 25°C	—	—	1	μA
				Ta = -40~85°C	—	—	10	
		2) CE2 = 0.2 V	V <sub>DD</sub> = 3.0 V	Ta = 25°C	—	0.05	0.5	
				Ta = -40~40°C	—	—	1	
3) LB = UB = V <sub>DD</sub> - 0.2 V, CE1 = 0.2 V, CE2 = V <sub>DD</sub> - 0.2 V			Ta = -40~85°C	—	—	5		

**CAPACITANCE** ( $T_a = 25^\circ\text{C}$ ,  $f = 1\text{ MHz}$ )

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
$C_{IN}$	Input Capacitance	$V_{IN} = \text{GND}$	10	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = \text{GND}$	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

## AC CHARACTERISTICS AND OPERATING CONDITIONS

(Ta = -40° to 85°C, V<sub>DD</sub> = 2.7 to 3.1 V)

### READ CYCLE

SYMBOL	PARAMETER	TC55W1600XB				UNIT
		7		8		
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	70	—	85	—	ns
t <sub>ACC</sub>	Address Access Time	—	70	—	85	
t <sub>CO1</sub>	Chip Enable( $\overline{CE1}$ ) Access Time	—	70	—	85	
t <sub>CO2</sub>	Chip Enable(CE2) Access Time	—	70	—	85	
t <sub>OE</sub>	Output Enable Access Time	—	35	—	45	
t <sub>BA</sub>	Data Byte Control Access Time	—	70	—	85	
t <sub>COE</sub>	Chip Enable Low to Output Active	5	—	5	—	
t <sub>OEE</sub>	Output Enable Low to Output Active	0	—	0	—	
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	—	0	—	
t <sub>OD</sub>	Chip Enable High to Output High-Z	—	30	—	35	
t <sub>ODO</sub>	Output Enable High to Output High-Z	—	30	—	35	
t <sub>BD</sub>	Data Byte Control High to Output High-Z	—	30	—	35	
t <sub>OH</sub>	Output Data Hold Time	10	—	10	—	

### WRITE CYCLE

SYMBOL	PARAMETER	TC55W1600XB				UNIT
		7		8		
		MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	70	—	85	—	ns
t <sub>WP</sub>	Write Pulse Width	50	—	55	—	
t <sub>CW</sub>	Chip Enable to End of Write	60	—	70	—	
t <sub>BW</sub>	Data Byte Control to End of Write	60	—	70	—	
t <sub>AS</sub>	Address Setup Time	0	—	0	—	
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	
t <sub>ODW</sub>	R/W Low to Output High-Z	—	25	—	30	
t <sub>OEW</sub>	R/W High to Output Active	0	—	0	—	
t <sub>DS</sub>	Data Setup Time	30	—	35	—	
t <sub>DH</sub>	Data Hold Time	0	—	0	—	

## AC TEST CONDITIONS

PARAMETER	TEST CONDITION
Output load	30 pF + 1 TTL Gate
Input pulse level	V <sub>DD</sub> - 0.2 V, 0.2 V
Timing measurements	V <sub>DD</sub> × 0.5
Reference level	V <sub>DD</sub> × 0.5
t <sub>R</sub> , t <sub>F</sub>	5 ns

**AC CHARACTERISTICS AND OPERATING CONDITIONS**

(Ta = -40° to 85°C, V<sub>DD</sub> = 2.3 to 3.1 V)

**READ CYCLE**

SYMBOL	PARAMETER	TC55W1600XB				UNIT
		7		8		
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	85	—	100	—	ns
t <sub>ACC</sub>	Address Access Time	—	85	—	100	
t <sub>CO1</sub>	Chip Enable( $\overline{CE1}$ ) Access Time	—	85	—	100	
t <sub>CO2</sub>	Chip Enable(CE2) Access Time	—	85	—	100	
t <sub>OE</sub>	Output Enable Access Time	—	45	—	50	
t <sub>BA</sub>	Data Byte Control Access Time	—	85	—	100	
t <sub>COE</sub>	Chip Enable Low to Output Active	5	—	5	—	
t <sub>OEE</sub>	Output Enable Low to Output Active	0	—	0	—	
t <sub>BE</sub>	Data Byte Control Low to Output Active	0	—	0	—	
t <sub>OD</sub>	Chip Enable High to Output High-Z	—	35	—	40	
t <sub>ODO</sub>	Output Enable High to Output High-Z	—	35	—	40	
t <sub>BD</sub>	Data Byte Control High to Output High-Z	—	35	—	40	
t <sub>OH</sub>	Output Data Hold Time	10	—	10	—	

**WRITE CYCLE**


SYMBOL	PARAMETER	TC55W1600XB				UNIT
		7		8		
		MIN	MAX	MIN	MAX	
t <sub>WC</sub>	Write Cycle Time	85	—	100	—	ns
t <sub>WP</sub>	Write Pulse Width	55	—	60	—	
t <sub>CW</sub>	Chip Enable to End of Write	70	—	80	—	
t <sub>BW</sub>	Data Byte Control to End of Write	70	—	80	—	
t <sub>AS</sub>	Address Setup Time	0	—	0	—	
t <sub>WR</sub>	Write Recovery Time	0	—	0	—	
t <sub>ODW</sub>	R/W Low to Output High-Z	—	30	—	40	
t <sub>OEW</sub>	R/W High to Output Active	0	—	0	—	
t <sub>DS</sub>	Data Setup Time	35	—	40	—	
t <sub>DH</sub>	Data Hold Time	0	—	0	—	

**AC TEST CONDITIONS**


PARAMETER	TEST CONDITION
Output load	30 pF + 1 TTL Gate
Input pulse level	V <sub>DD</sub> - 0.2 V, 0.2 V
Timing measurements	V <sub>DD</sub> × 0.5
Reference level	V <sub>DD</sub> × 0.5
t <sub>R</sub> , t <sub>F</sub>	5 ns

**TIMING DIAGRAMS**


**READ CYCLE** (See Note 1)




**WRITE CYCLE 1 (R/W CONTROLLED)** (See Note 4)




## WRITE CYCLE 2 ( $\overline{\text{CE1}}$ CONTROLLED) (See Note 4)



## WRITE CYCLE 3 (CE2 CONTROLLED) (See Note 4)





**WRITE CYCLE 4 ( $\overline{UB}$ ,  $\overline{LB}$  CONTROLLED)** (See Note 4)

**Note:**


- (1) R/W remains HIGH for the read cycle.
- (2) If  $\overline{CE1}$  or  $\overline{UB}/\overline{LB}$  goes LOW (or CE2 goes HIGH) coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{CE1}$  or  $\overline{UB}/\overline{LB}$  goes HIGH (or CE2 goes LOW) coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.

**DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)**


SYMBOL	PARAMETER			MIN	TYP	MAX	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage			1.5	—	3.1	V
I <sub>DDS2</sub>	Standby Current	V <sub>DH</sub> = 3.1 V	Ta = −40~85°C	—	—	10	μA
		V <sub>DH</sub> = 3.0 V	Ta = −40~40°C	—	—	1	
			Ta = −40~85°C	—	—	5	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time			0	—	—	ns
t <sub>R</sub>	Recovery Time			t <sub>RC</sub> (See Note)	—	—	ns

Note: Read cycle time

**CE1, UB/LB CONTROLLED DATA RETENTION MODE** (See Note 1)




**CE2 CONTROLLED DATA RETENTION MODE** (See Note 3)



Note:

- (1) In  $\overline{\text{CE1}}$  or  $\overline{\text{UB}}/\overline{\text{LB}}$  controlled data retention mode, minimum standby current mode is entered when  $\text{CE2} \leq 0.2 \text{ V}$  or  $\text{CE2} \geq \text{VDD} - 0.2 \text{ V}$ .
- (2) When  $\overline{\text{CE1}}$  or  $\overline{\text{UB}}/\overline{\text{LB}}$  is operating at the  $\text{VIH}$  minimum level, the operating current is given by  $\text{I}_{\text{DDS1}}$  during the transition of  $\text{VDD}$  from 3.1 V to 2.4 V.
- (3) In  $\text{CE2}$  controlled data retention mode, minimum standby current mode is entered when  $\text{CE2} \leq 0.2 \text{ V}$ .
- (4) In  $\overline{\text{UB}}/\overline{\text{LB}}$  controlled data retention mode, minimum standby current mode is entered when  $\overline{\text{CE1}}/\text{CE2} \leq 0.2 \text{ V}$  or  $\overline{\text{CE1}}/\text{CE2} \geq \text{VDD} - 0.2 \text{ V}$ .

**PACKAGE DIMENSIONS**



Weight: 0.26 g (typ)

**RESTRICTIONS ON PRODUCT USE**

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.