BTS41k0S-ME-N

Smart High-Side NMOS-Power Switch

Datasheet

Rev 1.1, 2012-05-08

Automotive Power

Table of Contents

AEC Qualified RoHS

1 Overview



PG-SOT223-4

Features

- Current controlled input
- Capable of driving all kind of loads (inductive, capacitive and resitive)
- Negative voltage clamped at output with inductive loads
- Current limitation
- Very low standby current
- Thermal shutdown with restart
- Overload protection
- Short circuit protection
- Overvoltage protection (including load dump)
- Reverse battery protection
- Loss of GND and loss of Vbb protection
- ESD-Protection
- Improved electromagnetic compatibility (EMC)
- Green Product (RoHS compliant)
- AEC Qualified

Description

The **BTS41k0S-ME-N** is a protected 1 Ω single channel Smart High-Side NMOS-Power Switch in a **PG-SOT223-4** package with charge pump and current controlled input, monolithically integrated in a smart power technology.

Product Summary

Overvoltage protection $V_{S(AZ)}$ = min.62V
Operating voltage range 4,9V < V_S < 45V
On-state resistance R_{ON} typ 1Ω
Operating Temperature range Tj = -40°C to 150°C

Application

- All types of resistive, inductive and capacitive loads in automotive applications
- Current controlled power switch for 12V, 24V and 45V DC automotive and industrial applications
- Driver for electromagnetic relays
- Signal amplifier

Type	Package	Marking
BTS41k0S-ME-N	PG-SOT223-4	41k0SN

2 Block Diagram and Terms



Figure 1 Block diagram

Voltage- and Current-Definitions:



Switching Times and Slew Rate Definitions:



Figure 2 Terms - parameter definition

3 Pin Configuration

3.1 Pin Assignment



Figure 3 Pin configuration top view, PG-SOT223-4

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	**IN**	Input, activates the power switch in case of connection to GND
2	**VS**	Supply voltage
3	**OUT**	Output to the load
4	**VS**	Supply voltage

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute maximum ratings [1]Tj = -40°C to 150°C all voltages with respect to ground, currents flowing into the device unless otherwise specified in “Terms”

Pos.	Parameter	Symbol	Limit values		Unit	Conditions
			Min.	Max.		
Supply voltage V_S						
4.1.1	Voltage	V_S		60	V	
Output stage OUT						
4.1.2	Output Current; (Short circuit current see electrical characteristics)	I_{OUT}			A	self limited
Input IN						
4.1.3	Input Current	I_{IN}	-15	15	mA	
Temperatures						
4.1.4	Junction Temperature	T_j	-40	150	°C	
4.1.5	Storage Temperature	T_{stg}	-55	150	°C	
Power dissipation						
4.1.6	T_a = 25 °C Device on 50mm*50mm*1.5mm epoxy PCB FR4 with 6 cm2 (one layer, 70mm thick) copper area for Vbb connection. PCB is vertical without blown air	P_{tot}		1.7	W	
Inductive load switch-off energy dissipation						
4.1.7	T_j = 150 °C; I_L=0.15A; single pulse [1]	E_{AS}		1000	mJ	
Load dump protection						
4.1.8	$V_{LoadDump}$ =V_A + V_S R_L=2Ω; td = 400ms; V_{IN} = H or L I_L=0.15A; V_S= 13.5V V_S= 27V $V_{LoadDump}$ is set up without the device under test connected to the generator per ISO 7637-1 and DIN 40839	$V_{LoadDump}$ $V_{LoadDump}$		93.5 127	V V	
ESD Susceptibility						
4.1.9	ESD susceptibility (input pin)	V_{ESD}	-1	1	kV	HBM[2]
4.1.10	ESD susceptibility (all other pins)	V_{ESD}	-5	5	kV	HBM[2]

1) Not subject to production test, specified by design

2) ESD susceptibility HBM according to EIA/JESD 22-A 114.

Note: Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” the normal operating range. Protection functions are not designed for continuous or repetitive operation.

4.2 Functional Range

Pos.	Parameter	Symbol	Limit values		Unit	Conditions
			Min.	Max.		
4.2.1	Nominal Operating Voltage	V_S	4.9	45	V	V_S increasing
4.2.2	Standby Current	$I_{S(off)}$	2	10	uA	IN open

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

This thermal data was generated in accordance to JEDEC JESD51 standards.

More information on www.jedec.org.

Table 1 Thermal Resistance[1)]

Pos.	Parameter	Symbol	Values			Unit	Note / Test Condition
			Min.	Typ.	Max.		
4.3.1	Thermal Resistance - Junction to soldering point, pin4	$R_{thj\text{-}pin4}$		15		K/W	
4.3.2	Thermal Resistance - Junction to Ambient - 1s0p, minimal footprint	R_{thJA_1s0p}		86		K/W	2)
4.3.3	Thermal Resistance - Junction to Ambient - 1s0p, 600mm^2	$R_{thJA\_1s0p\_600mm}$		60		K/W	3)

1) Not subject to production test, specified by design

2) Specified R_{thJA} value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, footprint; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70µm Cu.

3) Specified R_{thJA} value is according to Jedec JESD51-3 at natural convection on FR4 1s0p board, 600mm^2; the Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 1x 70µm Cu.

5 Electrical Characteristics

V_S = 9V to 45V; Tj = -40°C to 150°C; all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter “Block Diagram and Terms”); typical values at V_s = 13.5V, T_j = 25°C

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
Powerstage (PMOS and Diode to GND)							
5.0.1	NMOS ON Resistance	R_{DSON}		0.8	1.5	Ω	I_{OUT}= 150mA; T_j = 25°C; IN conected to GND
5.0.2	NMOS ON Resistance	R_{DSON}		1.5	3.0	Ω	I_{OUT}= 150mA; T_j = 150°C; IN conected to GND
5.0.3	NMOS ON Resistance	R_{DSON}		2	5	Ω	I_{OUT}= 50mA; T_j = 25°C; V_S = 6V; IN conected to GND
5.0.4	Nominal Load Current [1]; device on PCB [2]	$I_{L(nom)}$	0.2			A	T_a = 85°C; T_j = 150°C;
Timings of Power Stages							
5.0.5	Turn ON Time [3] (to 90% of V_{out}); V_S to GND transition of V_{IN}	t_{ON}			125 [4]	µs	V_S=13.5V; R_L = 270Ω
5.0.6	Turn ON Time [3] (to 90% of V_{out}); V_S to GND transition of V_{IN}	t_{ON}		45	100	µs	V_S=13.5V; R_L = 270Ω; T_j = 25°C
5.0.7	Turn OFF Time [3] (to 10% of V_{out}); GND to V_S transition of V_{IN}	t_{OFF}			175 [4]	µs	V_S=13.5V; R_L = 270Ω
5.0.8	Turn OFF Time [3] (to 10% of V_{out}); GND to V_S transition of V_{IN}	t_{OFF}		40	140	µs	V_S=13.5V; R_L = 270Ω; T_j = 25°C
5.0.9	ON-Slew Rate [3] (10 to 30% of V_{out}); V_S to GND transition of V_{IN}	dV_{OUT}/dt_{ON}			6 [4]	V / µs	V_S=13.5V; R_L = 270Ω
5.0.10	ON-Slew Rate [3] (10 to 30% of V_{out}); V_S to GND transition of V_{IN}	dV_{OUT}/dt_{ON}		1.3	4.0	V / µs	V_S=13.5V; R_L = 270Ω T_j = 25°C
5.0.11	OFF-Slew Rate [3] ; (70 to 40% of V_{out}); GND to V_S transition of V_{IN}	dV_{OUT}/dt_{OFF}			8 [4]	V / µs	V_S=13.5V; R_L = 270Ω
5.0.12	OFF-Slew Rate [3] ; (70 to 40% of V_{out}); GND to V_S transition of V_{IN}	dV_{OUT}/dt_{OFF}		1.7	4.0	V / µs	V_S=13.5V; R_L = 270Ω T_j = 25°C
Standby current consumption							
5.0.13	Standby current	$I_{S(off)}$		2	10	µA	IN open

V_S = 9V to 45V; Tj = -40°C to 150°C; all voltages with respect to ground, currents flowing into the device unless otherwise specified in chapter “Block Diagram and Terms”); typical values at V_s = 13.5V, T_j = 25°C

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
Protection functions [5]							
5.0.14	Initial peak short circuit current limit IN conected to GND	$I_{L(SCp)}$			1.2	A	T_j = -40°C; V_S = 13.5V t_m = 100µs
5.0.15	Initial peak short circuit current limit IN conected to GND	$I_{L(SCp)}$		0.9		A	T_j = 25°C; V_S = 13.5V t_m = 100µs
5.0.16	Initial peak short circuit current limit IN conected to GND	$I_{L(SCp)}$	0.2			A	T_j =150°C; V_S = 13.5V t_m = 100µs
5.0.17	Repetitive short circuit current limit IN conected to GND	$I_{L(SCr)}$		0.7		A	
5.0.18	Output clamp at V_{OUT} = V_S - $V_{ON(CL)}$ (inductive load switch off)	$V_{ON(CL)}$	60			V	I_S = 4mA
5.0.19	Overvoltage protection V_{OUT} = V_S - $V_{ON(CL)}$	$V_{S(AZ)}$	62	68		V	I_S = 1mA
5.0.20	Thermal overload trip temperature [4]	T_{jTrip}	150			°C	
5.0.21	Thermal hysteresis [4]	T_{HYS}		10		°C	
Input interface							
5.0.22	Off state input current	$I_{IN(off)}$			0.05	mA	T_j = -25°C; R_L = 270Ω V_{OUT} =< 0.1V
5.0.23	Off state input current	$I_{IN(off)}$			0.04	mA	T_j = 150°C; R_L = 270Ω V_{OUT} =< 0.1V
5.0.24	On state input current; IN connected to GND [6]	$I_{IN(on)}$		0.3	1.0	mA	
5.0.25	Input resistance	R_{IN}	0.5	1.0	2.5	kΩ	
Reverse Battery							
5.0.26	Continuous reverse drain current	I_{DRev}			0.2	A	
5.0.27	Forward voltage of the drain-source reverse diode	V_{FDS}		770		mV	I_{FDS} = 200mA I_{IN} =< 0.05mA

1) Nominal Load Current is limited by the current limitation; see protection function data

2) Device on 50mm x 50mm x 1,5mm epoxy FR4 PCB with 6cm² (one layer copper 70um thick) copper area for supply voltage connection. PCB in vertical position with blown air

3) Timing values only with high input slewrates (t_{rIN} = t_{fIN} <= 50ns); otherwise slower

4) Not tested in production

5) Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

6) Driver circuit must be able to sink currents > 1mA

6 Typical Performance Graphs

Transient Thermal Impedance Z_{thJA} versus Pulse Time t_p @ 6cm² heatsink area (D= t_p/T)



Transient Thermal Impedance Z_{thJA} versus Pulse Time t_p @ min footprint (D= t_p/T)



On-Resistance R_{DSON}versus Junction Temperature T_j @ V_S = 9V; I_L =150mA



On-Resistance R_{DSON} versus Supply Voltage V_S = V_{bb} @ I_L = 150mA; T_j= par.



Switch ON Time t_{ON} versus Junction Temperature T_j @ R_L = 270Ω; V_S= par.



Switch OFF Time t_{OFF} versus Junction Temperature T_j @ R_L = 270Ω; V_S= par.



ON Slewrate SR_{ON} versus Junction Temperature T_j @ R_L = 270Ω; V_S= par.



OFF Slewrate SR_{OFF} versus Junction Temperature T_j @ R_L = 270Ω; V_S= par.



Initial Peak Short Circuit Current Limt $I_{L(SCp)}$ versus Junction Temperature T_j @ V_S=13,5V; t_m=100µs



Initial Short Circuit Shutdown Time $t_{off(SC)}$ versus Junction Start-Temperature $T_{j\,start}$; V_S= parameter



Initial Peak Short Circuit Current Limt $I_{L(SCp)}$ versus Supply Voltage V_S = V_{bb} @ T_j= parameter; t_m=100µs



Current Limtation Characteristic $I_{L(SC)}$ versus Drain Source Voltage Drop V_{ON} @ V_S=13,5V



Stand By Current Consumption $I_{s(off)}$ versus Junction Temperature T_j @ pin IN open)



7 Application Information

7.1 Application Diagram

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty for a certain functionality, condition or quality of the device.



Figure 4 Application Diagram

The **BTS41k0S-ME-N** can be connected directly to the battery of a supply network. It is recommended to place a ceramic capacitor (e.g. C_S = 220nF) between supply and GND of the ECU to avoid line disturbances. Wire harness inductors/resistors are sketched in the application circuit above.

The complex load (resistive, capacitive or inductive) must be connected to the output pin OUT.

A built-in current limit protects the device against destruction.

The **BTS41k0S-ME-N** can be switched on and off with a low power levelshifter switch e.g. Infineon BCR1xx.

The IN pin must be pulled down to GND potential to switch the **BTS41k0S-ME-N** on. If no current is pulled down, the IN-node will float up to V_S potential by an internal pull up. In this mode the **BTS41k0S-ME-N** is deactivated with very low current consumption.

The output voltage slope is controlled during on and off transistion to minimize emissions. Only a small Cercap C_{OUT} =1nF is recommended to attenuate RF noise.

In the following chapters the main features, some typical waverforms and the protection behaviour of the **BTS41k0S-ME-N** is shown. For further details please refer to application notes on the Infineon homepage.

7.2 Special features



If Over-Voltage is applied to the V_S-Pin:
Voltage is limited to VZD1; Current can be calculated:
$I_{ZD1} = (V_S - V_{ZD1}) / R_{IN}$
In case of ESD Pulse on the input pin there is in both polarities a peak current $I_{INpeak} \sim V_{ESD} / R_{IN}$
The control unit is protected in both cases by the Zenerdiode ZD1



If reverse Voltage is applied to the device:
1.) Current via Load Resistance RL:
$I_{Rev1} = (V_{Rev} - V_{FM1}) / R_L$
2.) Current via Input Resistance RIN:
$I_{REV2} = (V_{Rev} - V_{FZD1}) / R_{IN}$
Both currents will sum up to:
$I_{Rev} = I_{Rev1} + I_{REV2}$



When an inductive load is switched off a current path must be established until the current is sloped down to zero (all energy removed from the inductive load).
For that purpose the series combination ZD2 and D1 is connceted between Gate and Drain of the power DMOS.
When the device is switched off, the voltage at OUT turns negative until $V_{ON(CL)}$ is reached.
The Voltage on the incutive load is the difference between $V_{ON(CL)}$ and V_S.



Energy stored in the load inductance is given by :
$E_L = I_L^2 * L/2$
While demagnetizing the load inductance the energy dissipated by the Power-DMOS is:

$E_{AS} = E_S + E_L - E_R$

With an approximate solution for $R_L > 0\Omega$:

$E_{AS} = (I_L * L) / (2 * R_L) * (V_S + V_{ON(CL)}) * \ln((1 + (I_L * R_L) / V_{ON(CL)})$

Figure 5 Special Feature descriptions

7.3 Typical Application Waveforms

General Input Output waveforms:



Waveforms switching a resistive load:



Waveforms switching a capacitive load:



Waveforms switching an inductive load:



Figure 6 Typical application waveforms

7.4 Protection behavior



Figure 7 Protective behaviour waveforms of the BTS41k0S-ME-N

8 Package outlines and footprint



Figure 8 **PG-SOT223-4** (Plastic Dual Small Outline Package, RoHS-Compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020

9 Revision History

Revision	Date	Changes
V 1.1	12-05-08	Page 9: Line 5.0.27 changed from max 600mV to typ. 770mV
		Page 13: Graph EAS vs IOUT deleted

Edition 2012-05-08

Published by
Infineon Technologies AG
81726 Munich, Germany

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (**www.infineon.com**).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.