


**RADIATION HARDENED
POWER MOSFET
SURFACE MOUNT (SMD-2)**

**IRHNA597064
60V, P-CHANNEL
R5 TECHNOLOGY**

Product Summary

Part Number	Radiation Level	R _{Ds(on)}	I _D
IRHNA597064	100K Rads (Si)	0.016Ω	-56A*
IRHNA593064	300K Rads (Si)	0.016Ω	-56A*



International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low R_{Ds(on)} and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

Absolute Maximum Ratings

	Parameter	Units	
I _D @ V _{GS} = -12V, T _C = 25°C	Continuous Drain Current	A	-56*
I _D @ V _{GS} = -12V, T _C = 100°C	Continuous Drain Current		-56
I _{DM}	Pulsed Drain Current ①	W	-224
P _D @ T _C = 25°C	Max. Power Dissipation		250
	Linear Derating Factor	W/C	2.0
V _{GS}	Gate-to-Source Voltage		±20
E _{AS}	Single Pulse Avalanche Energy ②	mJ	725
I _{AR}	Avalanche Current ①	A	-56
E _{AR}	Repetitive Avalanche Energy ①	mJ	25
dV/dt	Peak Diode Recovery dV/dt ③	V/ns	2.1
T _J	Operating Junction	°C	-55 to 150
T _{STG}	Storage Temperature Range		300 (for 5s)
	Pckg. Mounting Surface Temp.	g	3.3 (Typical)
	Weight		

* Current is limited by package

For footnotes refer to the last page

www.irf.com

Pre-Irradiation

Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	-60	—	—	V	$V_{GS} = 0V, I_D = -1.0\text{mA}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	-0.064	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = -1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.016	Ω	$V_{GS} = -12V, I_D = -56A$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	-2.0	—	-4.0	V	$V_{DS} = V_{GS}, I_D = -1.0\text{mA}$
g_{fs}	Forward Transconductance	40	—	—	S	$V_{DS} = -25V, I_{DS} = -56A$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	-10	μA	$V_{DS} = -48V, V_{GS}=0V$
		—	—	-25		$V_{DS} = -48V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	100		$V_{GS} = 20V$
Q_g	Total Gate Charge	—	—	200	nC	$V_{GS} = -12V, I_D = -56A$
Q_{gs}	Gate-to-Source Charge	—	—	65		$V_{DS} = -30V$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	60		
$t_{d(on)}$	Turn-On Delay Time	—	—	30	ns	$V_{DD} = -30V, I_D = -56A, V_{GS} = -12V, R_G = 2.35\Omega$
t_r	Rise Time	—	—	100		
$t_{d(off)}$	Turn-Off Delay Time	—	—	100		
t_f	Fall Time	—	—	100		
$L_S + L_D$	Total Inductance	—	6.0	—	nH	Measured from the center of drain pad to center of source pad
C_{iss}	Input Capacitance	—	7022	—	pF	$V_{GS} = 0V, V_{DS} = -25V$
C_{oss}	Output Capacitance	—	2897	—		$f = 1.0\text{MHz}$
C_{rss}	Reverse Transfer Capacitance	—	267	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-56*	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	-224		
V_{SD}	Diode Forward Voltage	—	—	-5.0	V	$T_j = 25^\circ\text{C}, I_S = -56A, V_{GS} = 0V$ ④
t_{rr}	Reverse Recovery Time	—	—	200	ns	$T_j = 25^\circ\text{C}, I_F = -56A, dI/dt \leq -100\text{A}/\mu\text{s}$
Q_{RR}	Reverse Recovery Charge	—	—	500	nC	$V_{DD} \leq -25V$ ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
RthJC	Junction-to-Case	—	—	0.5	$^\circ\text{C/W}$	
RthJ-PCB	Junction-to-PC board	—	1.6	—		soldered to a 2" square copper-clad board

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page

Radiation Characteristics

IRHNA597064

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ⁽⁵⁾⁽⁶⁾

	Parameter	100K Rads(Si) ¹		300KRads(Si) ²		Units	Test Conditions
		Min	Max	Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	-60	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = -1.0\text{mA}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	-2.0	-4.0	-2.0	-5.0		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = -1.0\text{mA}$
I_{GSS}	Gate-to-Source Leakage Forward	—	-100	—	-100	nA	$\text{V}_{\text{GS}} = -20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	100	—	100		$\text{V}_{\text{GS}} = 20\text{ V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	-10	—	-10	μA	$\text{V}_{\text{DS}} = -48\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ⁽⁴⁾ On-State Resistance (TO-3)	—	0.016	—	0.016	Ω	$\text{V}_{\text{GS}} = -12\text{V}, \text{I}_D = -56\text{A}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ⁽⁴⁾ On-State Resistance (SMD-2)	—	0.016	—	0.016	Ω	$\text{V}_{\text{GS}} = -12\text{V}, \text{I}_D = -56\text{A}$
V_{SD}	Diode Forward Voltage ⁽⁴⁾	—	-5.0	—	-5.0	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_S = -56\text{A}$

1. Part number IRHNA597064

2. Part number IRHNA593064

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)				
				@V _{GS} =0V	@V _{GS} =5V	@V _{GS} =10V	@V _{GS} =15V	@V _{GS} =20V
Br	37.3	285	36.8	-60	-60	-60	-60	-60
I	59.9	345	32.7	-60	-60	-60	-45	-25
Au	82.3	357	28.5	-60	-60	-60	—	—




Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHNA597064




Fig 1. Typical Output Characteristics

Pre-Irradiation




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

Pre-Irradiation

IRHNA597064




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area

IRHNA597064

Pre-Irradiation




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation

IRHNA597064




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform





Fig 13b. Gate Charge Test Circuit

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② V_{DD} ≤ -30V, starting T_J = 25°C, L = 0.46mH
Peak I_L = - 56A, V_{GS} = -12V
- ③ I_{SD} ≤ -56A, di/dt ≤ -360A/μs,
V_{DD} ≤ -60V, T_J ≤ 150°C
- ④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
-12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
-48 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — SMD-2

NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. CONTROLLING DIMENSION: INCH.
3. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- (4) DIMENSION INCLUDES METALLIZATION FLASH.
- (5) DIMENSION DOES NOT INCLUDE METALLIZATION FLASH.

PAD ASSIGNMENTS

- | | | |
|---|---|--------|
| 1 | = | DRAIN |
| 2 | = | GATE |
| 3 | = | SOURCE |

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 10/2008