General Description

The MAX14720/MAX14750 are compact power-management solutions for space-constrained, battery-powered applications where size and efficiency are critical. Both devices integrate a power switch, a linear regulator, a buck regulator, and a buck-boost regulator.

The MAX14720 is designed to be the primary powermanagement device and is ideal for either non-rechargeable battery (coin-cell, dual alkaline) applications or for rechargeable solutions where the battery is removable and charged separately. The device includes a button monitor and sequencer.

The MAX14750 works well as a companion to a charger or PMIC in rechargeable applications. It provides direct pin control of each function and allows greater flexibility for controlling sequencing.

The devices include two programmable micro- I_Q , high-efficiency switching converters: a buck-boost regulator and a synchronous buck regulator. These regulators feature a burst mode for increased efficiency during light-load operation.

The low-dropout linear regulator has a programmable output. It can also operate as a power switch that can disconnect the guiescent load of system peripherals.

The devices also include a power switch with batterymonitoring capability. The switch can isolate the battery from all system loads to maximize battery life when not operating. It is also used to isolate the battery-impedance measurements. This switch can operate as a generalpurpose load switch as well.

The MAX14720 includes a programmable power controller that allows the device to be configured either for use in applications that require a true off state or for always-on applications. This controller provides a delayed reset signal, voltage sequencing, and customized button timing for on/off control and recovery hard reset.

Both devices also include a multiplexer for monitoring the power inputs and outputs of each function.

These devices are available in a 25-bump, 0.4mm pitch, 2.26mm x 2.14mm wafer-level package (WLP) and operate over the -40°C to +85°C extended temperature range.

Benefits and Features

- Extended System Battery Use Time
 - Micro-I_Q 250mW Buck-Boost Regulator
 - Input Voltage from 1.8V to 5.5V
 - Output Voltage Programmable from 2.5V to 5V
 - 1.1µA Quiescent Current
 - Programmable Current Limit
 - Micro-I_O 200mA Buck Regulator
 - Input Voltage from 1.8V to 5.5V
 - Output Voltage Programmable from 1.0V to 2.0V
 - 0.9µA Quiescent Current
 - Micro-I_O 100mA LDO
 - Input Voltage From 1.71V to 5.5V
 - Output Programmable From 0.9V to 4.0V
 - 0. 9uA Quiescent Current
 - Configurable as Load Switch
- Extend Product Shelf-Life
 - Battery Seal Mode (MAX14720)
 - 120nA Battery Current
 - Power Switch On-Resistance
 - 250mΩ (max) at 2.7V
 - 500mΩ (max) at 1.8V
 - Battery Impedance Detector
- Easy-to-Implement System Control
 - Configurable Power Mode and Reset Behavior (MAX14720)
 - Push-Button Monitoring to Enable Ultra-Low Power Shipping Mode
 - Disconnects All Loads From Battery and Reduces Leakage to Less than 1µA
 - Power-On Reset (POR) Delay and Voltage Sequencing
 - Individual Enable Pins (MAX14750)
 - · Voltage Monitor Multiplexer
 - I²C Control Interface

Applications

- Wearable Medical Devices
- Wearable Fitness Devices
- Portable Medical Devices

Ordering Information appears at end of data sheet.



Absolute Maximum Ratings

SWOUT, SWEN, DN, CAP, V _{CC} ,
0.3V to +6.0V
0.3V to V _{HVIN} + 0.3V
0.3V to V _{HVOUT} + 0.3V
0.3V to (V _{BIN} + 0.3V)
0.3V to (V _{LIN} + 0.3V)
0.3V to +0.3V

Continuous-Current into HVIN, BIN, SWIN±1000m	۱A
Continuous-Current into Any Other Terminal±100m	١A
Continuous Power Dissipation (multilayer board at +70°C):	
5x5 Array 25-Ball 2.26mm x 2.14mm 0.4mm Pitch WLP	
(derate 19.07mW/°C)1.525	W
Operating Temperature Range40°C to +85°	C
Junction Temperature+150°	
Storage Temperature Range65°C to +150°	C
Lead Temperature (soldering 10s)+300°	C
Soldering Temperature (reflow)+260°	C

Package Thermal Characteristics (Note 1)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA})52.43°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Electrical Characteristics

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SUPPLY CURRENT						
Seal Input Current	I _{SEAL}	Seal mode, all functions disabled		0.12	1	μA
Off Input Current	l _{OFF}	No blocks enabled, no battery measurement active		1.2	2.8	μA
MON Input Current	I _{MON}	No blocks enabled, no battery measurement active, MON enabled, MONCtr[2:0] = 000.		4	7.2	μА
Switch Input Current	Isw	Switch enabled, I _{SWOUT} = 0A		1.2	2.8	μА
		LDO enabled, I _{LOUT} = 0A		2.1	4.4	
LDO Input Current	Current I _{LDO}	LDO enabled, LIN UVLO enabled, ILOUT = 0A		2.4	4.8	μА
		LDO enabled, switch mode, I _{LOUT} = 0A		1.5	3.2	
		Buck enabled, I _{BOUT} = 0A		2	4.1	
Buck Input Current	I _{BUCK}	Buck enabled, BIN UVLO enabled, IBOUT = 0A		2.2	4.5	μΑ
Buck-Boost Input Current		Buck-Boost enabled, I _{HVOUT} = 0A, V _{HVOUT} = 4V		2	4.7	
	^I BCKBST	Buck-Boost enabled, BIN UVLO enabled, I _{HVOUT} = 0A, V _{HVOUT} = 4V		2.3	5	μА

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
On Input Current	I _{ON}	LDO, buck, and buck-boost enabled; BIN UVLO and LIN UVLO enabled; I _{SWOUT} = I _{LOUT} = I _{BOUT} = I _{HVOUT} = 0A		4.4	8.3	μА
POWER SEQUENCE						
Boot Time	t	MAX14720	9.9	11	12.1	ms
Boot Time	tвоот	MAX14750	21.6	24	26.4	ms
Reset Time	t _{RST}	MAX14720	72	80	88	ms
POWER SWITCH						
Input Voltage Range	V _{SWIN}	V _{SWIN} ≤ V _{CC}	1.8		5.5	V
Quiescent Supply Current	I _{Q_SW}	I _{SWOUT} = 0A		0.05	0.09	μA
Outlab On Businson	5	I _{SWOUT} = 200mA		0.16	0.25	
Switch On-Resistance	R _{ON_SW}	V _{SWIN} = 1.8V, I _{SWOUT} = 200mA		0.27	0.5	Ω
Maximum Output Current	ISWOUT_MAX		200			mA
		I _{SWOUT} = 0mA, C _{SWOUT} = 100μF, time from 10% to 90% of V _{SWIN} , SWSoftStart = 0		0.65		ms
Turn-On Time	ton_sw	I_{SWOUT} = 0mA, C_{SWOUT} = 100 μ F, time from 10% to 90% of V_{SWIN} , SWSoftStart = 1		13.8		ms
Short-Circuit Current Limit	I _{SHRT_SW}	V _{SWOUT} = GND, SWSoftStart = 0	200	460	700	mA
Soft-Start Current Limit	I _{SSTR_SW}	V _{SWOUT} = GND, SWSoftStart = 1	9	25	54	mA
Thermal-Shutdown Threshold	T _{SHDN_SW}	T _J rising		150		°C
Thermal-Shutdown Hysteresis	T _{SHDN_HYST_SW}			20		°C
BUCK BOOST CONVER	RTER (C _{OUT} = 10MF, L	= 4.7MF, unless otherwise noted.)				
Input Voltage Range	V _{HVIN}		1.8		5.5	V
Quiescent Supply		V _{HVOUT} = 4V, I _{HVOUT} = 0A, BIN UVLO disabled		1.1	2.6	μА
Current	lQ_BOOST	V _{HVOUT} = 4V, I _{HVOUT} = 0A, BIN UVLO enabled		1.3	3	μА
Minimum Input Voltage Startup	V _{HVIN} STUP	I _{LOAD} = 1mA, minimum input voltage for correct startup of the buck-boost	1.9			V

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Maximum Output Operating Power	P _{MAXHVOUT}	V _{HVIN} = 3V	250			mW
Output Voltage	V _{HVOUT}	100mV step	2.5		5	V
Output Accuracy	ACC _{HVOUT}	I _{HVOUT} = 1mA, average output C _{OUT} ≥ 10μF	-3		+3	%
Line Regulation Error	V _H VINREG_BOOST	V _{HVIN} = 1.8V to 5.5V, I _{HVOUT} = 10uA, V _{HVOUT} = 4V, I _{SET} = 100mA	-1	0.1	+1	%/V
Load Degulation France	V	V _{HVOUT} = 4V, I _{HVOUT} = 10μA to 50mA, I _{SET} = 100mA		100		mV/A
Load Regulation Error	VLOADREG_BOOST	V _{HVOUT} = 4V, I _{HVOUT} = 10μA to 100mA, I _{SET} = 100mA		310		mV/A
Line Transient	V _{LINETRAN_BST}	V_{HVOUT} = 4V, I_{SET} = 100mA, V_{HVIN} = V_{CC} = 2.5V to 5V, 0.2 μ s rise time		15		mV
		I _{HVOUT} = 0mA to 10mA, 200ns rise time, V _{HVOUT} = 4V, I _{SET} = 100mA		9		mV
Load Transient	VLOADTRAN_BST	I _{HVOUT} = 0mA to 100mA, 200ns rise time, V _{HVOUT} = 4V, I _{SET} = 100mA		31		mV
Oscillator Frequency	fosc_bst		1.78	2	2.25	MHz
Passive Discharge Pulldown Resistance	R _{PDL_BST}		5	10	16	kΩ
Active Discharge Current	IACTDL_BST	V _{HVIN} = 3V	6	19	38	mA
Turn-On Time	ton_boost	Time from enable to full current capability		100		ms
UVLO on HVOUT	VHVOUT_UVLO	UVLO voltage on HVOUT rising	1.6	1.75	1.9	V
UVLO Threshold Hysteresis	V _{UVLO_HYS}			150		mV
Precharge Current	I _{PC_BOOST}	Precharge current. V _{HVIN} = 1.8V, V _{HVOUT} = 1.65V	4	6.5	9	mA
Startup Input Current	I _{INSTUP_BST}	Input startup current. V _{HVIN} = 1.8V, V _{HVOUT} = 1.6V		11		mA
Startup Output Current	I _{OSTUP_BST}	Output startup current. V _{HVIN} = 1.8V, V _{HVOUT} = 5V		6.5		mA
Pulse Mode Input Current Limit	I _{PLS_IN}	V_{HVOUT} = 4V, V_{HVIN} < V_{HVOUT} - 0.5V, f_{SW} = f_{OSC} /10, I_{SET} = 100mA		6.6		mA

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Pulse Mode Switching Period Ratio	T _{RATIO}	f _{OSC} /f _{SW} , 128 steps	10		138	
Short-Circuit Peak Current Limit	I _{SHRT_BOOST}	V _{HVOUT} = GND.	0.4	1.1	1.9	А
Thermal-Shutdown Threshold	T _{SHDN_BST}	T _J rising		150		°C
Thermal-Shutdown Hysteresis	T _{SHDN_HYST_BST}			21		°C
BUCK CONVERTER (C	_{DUT} = 10MF, L = 2.2MH	, unless otherwise noted.)				
Input Voltage Range	V _{BIN}		1.8		5.5	V
		I _{BOUT} = 0A		0.8	1.6	
Quiescent Supply Current	I _{Q_BUCK}	I _{BOUT} = 0A, BIN UVLO enabled		1	2	μA
Carroni		I _{BOUT} = 0A, BuckMd[1:0] = 01			4.8	mA
Maximum Operative Output Current	I _{MAXBOUT}		250			mA
Output Voltage	V _{BOUT}	25mV step	1		2	V
Output Accuracy	A _{CC_BOUT}	V _{BIN} = (V _{BOUT} + 0.1V) or higher, I _{BOUT} = 1mA; average output	-3		+3	%
Dropout Voltage	V _{DROP_BUCK}	I _{BOUT} = 0A		95	120	mV
Line Regulation Error	VLINEREG_BUCK	V _{BIN} = from 2V to 5V, V _{BOUT} = 1.2V		0.65		%/V
Load Regulation Error	V _{LOADREG_BUCK}	BuckInteg = 1, I _{BOUT} = 200mA		23		mV
Line Transient	VLINETRAN_BUCK	V _{BOUT} = 1.2V, V _{BIN} = V _{CC} : 2.0V to 5V, 1µs rise time		50		mV
Load Transient	VLOADTRAN_BUCK	I _{BOUT} = 0mA to 200mA, 200ns rise time		70		mV
Oscillator Frequency	f _{OSC_BK}		1.78	2	2.25	MHz
Passive Discharge Pull-Down Resistance	R _{PDL_BK}		5	10	16	kΩ
Active Discharge Current	I _{ACTDL_BK}		5.5	17	33	mA
T O. T		Time from enable to full current capability; BuckFst = 0		60		ms
Turn-On Time	ton_Buck	Time from enable to full current capability; BuckFst = 1		30		ms
Startup Output Current	I _{STUP_BK}	BuckFst = 0		18		mA

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Startup Output Current	I _{STUP_BK}	BuckFst = 1		42		mA
Short-Circuit Peak Current Limit	I _{SHRT_BUCK}	V _{BOUT} = GND.	0.54	0.8	2.19	А
Thermal-Shutdown Threshold	T _{SHDN_BUCK}	T _J rising		150		°C
Thermal-Shutdown Hysteresis	T _{SHDN_HYST_BUCK}			21		°C
LDO (C _{LOUT} = 1μF, unle	ss otherwise noted. T	ypical values are with I _{LOUT} = 10mA	, V _{LOUT} = 21	V)		
Input Voltage Range	\\\	LDO mode	1.71		5.5	V
input voltage Kange	V _{LIN}	Switch mode	1.2		5.5	V
		I _{LOUT} = 0A		0.9	1.9	
Quiescent Supply Current	I _{Q_LDO}	I _{LOUT} = 0A, LIN UVLO enabled		1.1	2.2	μA
		I _{LOUT} = 0A, switch mode		0.3	0.5	
Quiescent Supply Current in dropout	IQ_LDO_DRP	I _{LOUT} = 0A, V _{SET} = 2.8V		2.1	4.6	μΑ
Maximum Output		V _{LIN} > 1.8V	100			mA
Current	ILOUT_MAX	V _{LIN} = 1.8V or lower	50			mA
Output Voltage	V _{LOUT}	100mV step	0.9		4	V
Output Accuracy	ACC _{LDO}	V_{LIN} = (V_{LOUT} + 0.5V) or higher, I_{LOUT} = 1mA	-3.1		+3.1	%
Dropout Voltage	V _{DROP_LDO}	V _{LIN} = V _{SET} = 2.7V, I _{LOUT} = 100mA			100	mV
Line Regulation Error	V _{LINEREG_LDO}	V _{LIN} = (V _{LOUT} + 0.5 V) to 5.5V	-0.5		+0.5	%/V
Load Regulation Error	V _{LOADREG_LDO}	V_{LIN} = 1.8V or higher, I_{LOUT} = 100 μ A to 100 μ A		0.001	0.005	%/mA
Line Transient	V	V _{LIN} = 4V to 5V, 200ns rise time		±35		mV
Line transient	VLINETRAN_LDO	V _{LIN} = 4V to 5V,1µs rise time		±25		mV
Lood Transient	V	I _{LOUT} = 0mA to 10mA, 200ns rise time		100		mV
Load Transient	VLOADTRAN_LDO	I _{LOUT} = 0mA to 100mA, 200ns rise time		200		mV
Passive Discharge Pulldown Resistance	R _{PDL_LDO}		4	10	18	kΩ
Active Discharge Current	I _{ACTDL_LDO}		5	20	40	mA

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Switch Mode	D	V _{LIN} = 1.8V, I _{LOUT} = 50mA			1	0
Resistance	R _{ON_LDO}	V _{LIN} = 1.2V, I _{LOUT} = 5mA			3	Ω
Turn-On Time	t	I _{LOUT} = 0mA , time from 10% to 90% of final regulation value		0.95		ms
Turn-On Time	^t ON_LDO	I _{LOUT} = 0mA , time from 10% to 90% of V _{LIN} , Switch mode		1.8		ms
Short-Circuit Current	I _{SHRT_LDO}	V _{LOUT} = GND		380		mA
Limit		V _{LOUT} = GND, Switch mode		370		mA
Thermal-Shutdown Threshold	tshdn_ldo	T _J rising		150		°C
Thermal-Shutdown Hysteresis	^t SHDN_HYST_LDO			21		°C
		10Hz to 100kHz, V _{LIN} = 5V, V _{LOUT} = 3.3V		150		
Output Naige	OUT _{NOISE_LDO}	10Hz to 100kHz, V _{LIN} = 5V, V _{LOUT} = 2.5V		125		
Output Noise		10Hz to 100kHz, V _{LIN} = 5V, V _{LOUT} = 1.2V		90		μV _{RMS}
		10Hz to 100kHz, V _{LIN} = 5V, V _{LOUT} = 0.9V		80		
BATTERY IMPEDANCE	MEASUREMENT					
SWOUT Allowed Supply Range	V _{SWOUT}		2		5.5	V
SWOUT UVLO	U _{VLOSWOUT}	Falling edge	1.92		2	V
SWOUT UVLO Hysteresis	U _{VLOHYST}	Hysteresis		30		mV
V _{CC} Impedance Test Current Range	I _{BIM_CUR}	Programmable current source with step change of 2x	250		8000	μΑ
V _{CC} Impedance Test Current Accuracy	I _{BIM_ACC}	V _{CC} > 1.2V	-10		10	%
V _{CC} Input Divider Resistance	R _{VCC}	V _{CC} measure enabled		1.5		МΩ
Measurable V _{CC} Voltage Range	V _{CC_FS}	Allowed V _{CC} voltages range for SAR ADC operation	1.2		3.6	V
V _{CC} Voltage Resolution LSB	V _{CC_LSB}			10.2		mV

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Worst-Case Accuracy	V _{CC_ACC}	V _{CC} = 1.2V	-72		+72	
of Single V _{CC} Measurement		V _{CC} = 3.6V	-100		+100	- mV
Worst-Case Accuracy	.,	V _{CC1} - V _{CC2} = 100mV	-22		+22	0/
Of Differential V _{CC} Measurement	VCC_ACC_DIFF	V _{CC1} -V _{CC2} = 1.0V	-3.5		+3.5	- %
V _{CC} Voltage Wait Time Accuracy	twait_acc	10ms, 100ms, 1s programmable twait	-10		+10	%
SAR ADC V _{CC} Voltage Conversion Time	t _{CONV}	Actual full V _{CC} measurement time is t _{WAIT} + t _{CONV}		120		μs
MONITOR MULTIPLEXE	R					
SWIN To MON Switch Resistance	R _{MON_SWIN}	V _{SWIN} > 1.8V, I _{LOAD} = 2mA		80	120	Ω
SWOUT/BIN/HVIN/ HVOUT/LIN To MON Switch Resistance	R _{MON_HV}	Sensed pin voltage > 1.8V, I _{LOAD} = 500μA			400	Ω
LOUT/BOUT To MON Switch Resistance	R _{MON_LV}	Sensed pin voltage > 0.9V, I _{LOAD} = 500µA			500	Ω
BBM Time	t _{BBM}	Anytime MONCtr[2:0] changed		80		μs
Pulldown Resistance	R _{MON_PD}	MONHiZ = 0		100		kΩ
UVLO/POR						
Input Voltage Range	V _{vcc}		1.8		5.5	V
BIN UVLO Threshold Rising	VTH_BIN_RISE		1.68	1.73	1.77	V
BIN UVLO Threshold Falling	VTH_BIN_FALLING		1.66	1.71	1.75	V
LIN UVLO Threshold Rising	VTH_LIN_RISE		1.64	1.68	1.72	V
LIN UVLO Threshold Falling	VTH_LIN_FALLING		1.62	1.66	1.7	V
DOD Folling	V	Seal mode	0.76	1.21		V
POR Falling	VTH_POR_FALLING	No seal mode	1.55	1.66	1.77	V
DOD Dising	V	Seal mode		1.27	1.71	V
POR Rising	V _{TH_POR_RISING}	No seal mode	1.58	1.69	1.8	V

 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = -40^{\circ}C$ to +85°C, all registers in their default state, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL SIGNALS (V _{CC}	= 1.8V to 5.5V, unles	s otherwise noted. Typical values	are at V _{CC} = 2.	7V.)		
Input Logic-High (SDA, SCL,SWEN,KIN, BEN,MPC,LEN,HVEN)	V _{IH}	No seal mode	1.4			V
Input Logic-Low (SDA, SCL,SWEN,KIN,	V _{IL}	No seal mode			0.45	V
BEN,MP,LEN,HVEN)	12	No seal mode, V _{CC} ≥ 2.7V			0.5	V
Input Logic-High, Seal		Seal mode	4.1			V
Mode (SDA, SCL, KIN, MPC)	V _{IH} SEAL	Seal mode, V _{CC} ≥ 2.7V	2.2			V
Input Logic-Low, Seal Mode (SDA, SCL, KIN, MPC)	VIL_SEAL	Seal mode			0.5	V
Output Logic-Low (SDA, RST, KOUT)	V _{OL}	I _{OL} = 4mA			0.4	V
SCL Clock Frequency	f _{SCL}		0		400	kHz
KIN Pullup Resistance	R _{KIN}			210		kΩ
Bus Free Time Between a Stop and Start Condition	t _{BUF}		1.3			μs
Start Condition (Repeated) Hold Time	^t HD:STA	(Note 3)	0.6			μs
Low Period of SCL Clock	t _{LOW}		1.3			μs
High Period of SCL Clock	^t HIGH		0.6			μs
Setup Time for a Repeated Start Condition	tsu:sta		0.6			μs
Data Hold Time	t _{HD:DAT}	(Note 4)	0		0.9	μs
Data Setup Time	t _{SU:DAT}		100			ns
Setup Time for Stop Condition	t _{SU:STO}		0.6			μs
Spike Pulse Widths Suppressed by Input Filter	t _{SP}		50			ns


Note 2: All devices are 100% production tested at T_A = +25°C. Limits over the operating temperature range are guaranteed by design.


Note 3: f_{SCL} must meet the minimum clock low time plus the rise/fall times.


Note 4: The maximum t_{HD:DAT} has to be met only if the device does not stretch the low period (t_{LOW}) of the SCL signal.


Typical Operating Characteristics


 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = +25$ °C, all registers in their default state, unless otherwise noted.)



























Typical Operating Characteristics (continued)


 $(V_{CC} = V_{BIN} = V_{LIN} = V_{HVIN} = V_{SWIN} = 2.7V$, $T_A = +25^{\circ}C$, all registers in their default state, unless otherwise noted.)


















Bump Configurations



Bump Description


BU	MP	NAME	FUNCTION
MAX14720	MAX14750	NAME	FUNCTION
A1	A1	BIN	Buck Regulator Input (must be connected to HVIN on the board). Bypass with a 1µF capacitor to GND.
A2	A2	BLX	Buck Regulator Switch
A3	A3	BOUT	Buck Regulator Output. Bypass with a 10µF capacitor to GND.
A4	A4	LIN	LDO Input. Bypass with a 1µF capacitor to GND.
A5	A5	LOUT	LDO Output. Bypass with a 1µF capacitor to GND.
B1	B1	MON	Monitor Multiplexer Output
B2, B3, C2, C3, D2	B2, B3, C2, C3, D2	GND	Ground
B4	B4	V _{CC}	Power Supply Input
B5	B5	SWIN	Power Switch Input. SWIN ≤ V _{CC}
C1	C1	SDA	Open-Drain I ² C Serial Data Input/Output
C4	_	MPC	Multipurpose Control Input
_	C4	BEN	Active-High Buck Regulator Enable Input

Bump Description (continued)

BU	MP	NAME	FUNCTION
MAX14720	MAX14750	NAME	FUNCTION
C5	C5	SWOUT	Power Switch Output. Bypass with a 100µF capacitor to GND for battery impedance measurement.
D1	D1	SCL	I ² C Serial Clock
D3	_	KIN	KEY Input. Active-low button monitor with internal 210kΩ pullup.
_	D3	SWEN	Active-High Power Switch Enable Input
D4	_	RST	Active-Low, Open-Drain Reset Output
_	D4	LEN	Active-High Linear Regulator Enable Input
D5	D5	CAP	Internal Power Decoupling. Bypass with a 0.1µF capacitor to GND.
E1	E1	HVOUT	Buck-Boost Regulator Output. Bypass with a 10µF capacitor to GND.
E2	E2	HVOLX	Buck-Boost Regulator Boost Switch
E3	E3	HVILX	Buck-Boost Regulator Buck Switch
E4	E4	HVIN	Buck-Boost Regulator Input (Must be Connected to BIN on the Board). Bypass with a 1µF capacitor to GND.
E5	_	KOUT	KEY Output. Active-low, open-drain buffered copy of KIN.
_	E5	HVEN	Active-High Buck-Boost Regulator Enable Input

Note: All capacitance values listed in this document refer to effective capacitance. Be sure to specify capacitors that will meet these requirements under typical system operating conditions taking into consideration the effects of voltage and temperature.

Block Diagram



Detailed Description

Power Regulation

The MAX14720/MAX14750 include a buck-boost regulator, a synchronous buck regulator, a low quiescent current linear regulator, and a power switch with integrated battery monitoring. Burst mode operation of the switching regulators provides excellent light-load efficiency and allows the switching regulators to run continuously without significant energy cost.

The buck-boost regulator in the devices is suitable for applications (such as low-power display biasing) that need the voltage present continuously while running from a battery. The buck-boost regulator can also operate in a current-limited mode to reduce current surges to the supply. The current-limiting is implemented by dividing down the frequency of the switching and is dependent on the ratio of the input-to-output voltage. Step-down operation is not allowed when current-limiting is active.

UVLO

In addition to the internal power-on reset (POR) circuit, the devices also have two UVLO circuits that monitor the voltages on BIN and LIN pin to ensure that input voltages are sufficient for proper operation. It is required that the boost and buck-boost are powered from the same voltage so they share a UVLO on the BIN pin. The LDO has its own UVLO on the LIN pin. The UVLO circuits are disabled when the blocks are not enabled to reduce the guiescent current. The devices provide the ability to select which of the two UVLOs are used so that applications with BIN and LIN tied to the same supply can share a single UVLO to reduce quiescent current. The selection is made in the UVLOCfg register and the effects of the different settings are shown in the Table 1. In the MAX14720, if there is a fault in a block that is enabled by the sequencer (every Seq[2:0] option except 000, 110 or 111) the part will transition to the shutdown and then the off state. The part will remain off until the next button press. After the button press it will wait for the fault to clear before beginning the power on sequence. A fault is any condition that causes the block to turn off when it should be enabled, such as a UVLO condition or thermal shutdown.

Output Discharge

The regulators include circuitry to discharge their outputs. Active discharge applies a current sink, while passive discharge applies a load resistor. The active discharge is enabled during hard reset, or for 10ms as the part enters the off/seal mode. It can also be activated in the on state by a register bit when the regulator is disabled. Passive discharge is applied in the off/seal mode if the GlbPasDsc bit is set and can also be applied in the on state by a register bit when the regulator is disabled.

Power On/Off and Reset Control

The MAX14750 provides individual enable pins for each of the primary functions, while the MAX14720 includes a push-button monitor and sequencing controller. Figure 1 shows the basic flow diagram for the power-management control inside the MAX14720. Each primary function of the MAX14720 can be automatically enabled by the sequencing controller. The functions can default to be controlled by the I²C configuration registers. The default state is determined by the factory configuration. See I²C Register Descriptions section for more information.




Figure 1. Power State Diagram for MAX14720

Table 1. UVLO Configuration

UVLOCfg	BBBUVLOsel	LDOUVLOsel	BIN UVLO	LIN UVLO
0x00	LIN	LIN	Disabled	Enabled
0x01	LIN	BIN	Enabled	Enabled
0x02	BIN	LIN	Enabled	Enabled
0x03	BIN	BIN	Enabled	Disabled

When the device begins the shutdown process, reset is driven low, all functions are disabled and outputs are actively discharged. Then, 10ms later, the device will be in the off state (seal mode) where all functions are disabled except for the power button monitor.

Power Sequencing (MAX14720 Only)

The sequencing of the voltage regulators during poweron is configurable. Each regulator can be configured to be turned on at one of four points during the power-on process. The four points are: tBOOT after the power-on event, after the RST signal is released, or at two points in between. The two points in between are fixed proportionally to the duration of the POR process, but the overall time of the reset delay is configurable at 80ms, 120ms, 220ms, and 420ms. (Note that the actual turn-on time of some converters may be limited by the soft-starting of the output.) Figure 2 shows the timing relationship. Additionally, the regulators can be preselected to default off and can be turned on with an I²C command after reset is released.

Battery Impedance Measurement

The MAX14720 contains circuitry to measure the impedance of the power supply. To perform this measurement, SWIN must be connected to V_{CC}, with no capacitor present on the battery-side; all loads draw their power from the power-switch output (see Typical Application Circuits).

By default, the power switch is configured with a soft-start current limit that prevents potential high current drawn from the battery. This soft-start lasts 60ms after the power switch is turned on.

During battery measurement, the impedance measurement circuitry will open the power switch and record the voltage at the input to the switch before and after a current load is




Figure 2. Reset Sequence Programming (MAX14720)

applied. During the measurement, the system must rely on the energy stored in the capacitor attached to the output of the switch for operation. If the SWOUT voltage falls below SWOUT UVLO threshold, the battery measurement is immediately aborted and the power switch closes.

The parameters of the current load and the timing of the pulse are specified in registers BatTime(0x0D) and BatCfg(0x0E) when the measurement is requested and the results are presented in registers BatV(0x0F), BatOCV(0x10), and BatLCV(0x11) (see Figure 3).

I²C Interface

The devices use the two-wire I²C interface to communicate with the host microcontroller. The configuration settings and status information provided through this interface are detailed in the register descriptions.

I²C Addresses

The registers of the devices are accessed through the slave address of 010101Ax (A is configurable by OTP).




Figure 3. Battery Impedance Measurement

12C Register Map

	• [
REGISTER ADDRESS	REGISTER NAME	B7	B6	B5	84	B3	B2	B1	B0
00×0	Chipld				ch	ChipId[7:0]*			
0x01	ChipRev				Chip	ChipRev[7:0]*			
0x02	Reserved				Ā	Reserved			
0x03	BoostCDiv	CIkDivEn				CIKDivSet[6:0]	3:0]		
0x04	BoostlSet	ı	1		1	1		BoostlSet[2:0]	
0x05	BoostVSet	I	ı	1			BoostVSet[4:0]	[c	
90x0	BoostCfg		BoostSeq[2:0]*		Boost	BoostEn[1:0]	ı	BoostEMI	BoostInd
0x07	BuckVSet	I	ı			Buc	BuckVSet[5:0]		
0x08	BuckCfg		BuckSeq[2:0]*		Buck	BuckEn[1:0]	Buck∿	BuckMd[1:0]	BuckFst
60×0	BucklSet		BucklSet[2:0]		BuckCfg	Buckind	BuckHysOff	BuckMinOT	Buckinteg
0x0A	LDOVSet	1	1	I			LDOVSet[4:0]		
0x0B	LDOCfg		LDOSeq[2:0]*		LDO PasDSC	LDO ActDSC	LDOE	LDOEn[1:0]	LDOMode
0x0C	SwitchCfg		SWSeq[2:0]*		1	1	SWE	SWEn[1:0]	SWSoftStart
0x0D	BatTime			BCVT	BCVTm[1:0]	OCV.	OCVTm[1:0]	LCVTm[1:0]	[1:0]
0×0E	BatCfg	BIA**	BIMAbort**	1		LcvDly2Skip		BatlmpCur[2:0]	
0x0F	BatBCV) B	BCV[7:0]*			
0x10	BatOCV				Ŏ	OCV[7:0]*			
0x11	BatLCV				T(LCV[7:0]*			
0x12-0x18	Reserved				Ā	Reserved			
0x19	MONCfg	MONEn	Ι	1	1	MONHIZ		MONCtr[2:0]	
0x1A	BootCfg		PwrRstCfg[3:0]*	1[3:0]*		SftRstCfg*	PFNPUDCfg*	BootDly[1:0]*	[1:0]*
0x1B	PinStat	I	I	I	1	KIN/SWEN	KOUT/HVEN	MPC/BEN	RST/LEN
0x1C	BBBExtra	Boost HysOff	BoostPasDsc	Boost ActDsc	l	I	BuckPasDsc	BuckActDsc	BuckFScl
0x1D	HandShk	StartOff*	GlbPasDsc*	1	 	I	1	1	StayOn
0x1E	UVLOCfg	I	I	I	l	I	I	BBBUVLOsel*	LDO
0x1F	PWROFF				PWRC	PWROFFCMD[7:0]			
0x20 0x2B	ОТРМар				Programmed	Programmed Default OTP Values	ılues		

Note:

All registers reset to default value on hard and soft reset. Reserved Bits: Must not be modified from their default states to ensure proper operation. Bolded Names: Bits default value can be factory configured by OTP. Bolded bits with asterisk are set by OTP only.

I²C Register Descriptions

Table 2. Chipld Register (0x00)

ADDRESS:	0x00 (Read-	Only)						
BIT	7	6	5	4	3	2	1	0
NAME				Chipl	d[7:0]			
Chip_ld[7:0]	Chip_ld[7:0]	bits show infor	mation about t	he version of t	he MAX14720	/MAX14750.		

Table 3. ChipRev Register (0x01)

ADDRESS:	0x01 (Read-	Only)						
BIT	7	6	5	4	3	2	1	0
NAME				ChipR	ev[7:0]			
ChipRev[7:0]	ChipRev[7:0]	bits show info	rmation about	the revision of	the MAX1472	0/MAX14750 s	silicon.	

Table 4. BoostCDiv Register (0x03)

ADDRESS:	0x03							
BIT	7	6	5	4	3	2	1	0
NAME	ClkDivEn				ClkDivSet[6:0]]		
ClkDivEn	This allows the One of the Control o	peration, Full (lock Current L ock divider is en ne peak curren 0]. The regulates below the out	ator to be oper Dutput Current mited Mode nabled, the bo t is set by Boo or will stop swi	rated in a curre capability ost is operated ost[Set[2:0] and itching when the	I with a fixed po I the switching ne voltage is ab	eak current lim frequency is coove the set po	nit and program letermined by bint and will onl but voltage is so	y run when
ClkDivSet[6:0]	When the cu		ode is enabled	I, the frequenc	•	•	rrent limited mo	

Table 5. BoostlSet Register (0x04)

ADDRESS:	0x04							
BIT	7	6	5	4	3	2	1	0
NAME	_	_	_	_	_		BoostlSet[2:0]	
BoostlSet[2:0]								

Table 6. BoostVSet Register (0x05)

ADDRESS:	0x05							
BIT	7	6	5	4	3	2	1	0
NAME	_	_	_			BoostVSet[4:0]	
BoostVSet[4:0]		linear scale, 1 V V		•	tched and can	change only w	vhen boost is d	lisabled.

Table 7. BoostCfg Register (0x06)

ADDRESS:	0x06							
ВІТ	7	6	5	4	3	2	1	0
NAME	Boost	Seq[2:0] (Rea	d-only)	Boos	tEn[1:0]	_	BoostEMI	BoostInd
BoostSeq[2:0]	000 = Disabl 001 = Reserved 010 = Enable 011 = Enable 100 = Enable 101 = Reserved 110 = Control	ed ved ed at 0% of Bo ed at 25% of B ed at 50% of E ved ved	` ,	ss Delay Con ess Delay Co ess Delay Co	ntrol	elay Control (MAX14720)	
BoostEn[1:0]	00 = Disable 01 = Enabled	d. Active disch d d when MPC is	narge behavior	-	Seq[2:0] == 111 BoostActDsc.	1)		
BoostEMI	0 = EMI dam	ping active (in			when in discont	tinuous mode		
BoostInd	Boost Induct 1 = Inductan 0 = Inductan	ce is 3.3µH						

Table 8. BuckVSet Register (0x07)

ADDRESS:	0x07							
BIT	7	6	5	4	3	2	1	0
NAME	_	_			BuckV	Set[5:0]		
BuckVSet[5:0]		linear scale, 2 000V 25V	-	-	ched and can o	change only wh	nen buck is dis	abled.

Table 9. BuckCfg Register (0x08)

ADDRESS:	0x08							
BIT	7	6	5	4	3	2	1	0
NAME	Buck	Seq[2:0] (Re	ead-only)	Buckl	En[1:0]	BuckN	/ld[1:0]	BuckFst
BuckSeq[2:0]	000 = Disa 001 = Res 010 = Ena 011 = Ena 100 = Ena 101 = Res 110 = Con	abled served sbled at 0% bled at 25% sbled at 50% served trolled by B	ation (Read-On of Boot/POR Pr of Boot/POR F of Boot/POR F EN (MAX14750 uckEn [1:0] afte	rocess Delay C Process Delay (Process Delay (Control Control	Delay Control		
BuckEn[1:0]	00 = Disal 01 = Enab	oled. Active led led when M	ation (effective discharge beha PC is high	,		,		
BuckMd[1:0]		t mode ed PWM mo ed PWM mo	de de when MPC i	is high				
BuckFst		al startup cu	rrent limit current to redu	uce the startup	time by half			

Table 10. BucklSet Register (0x09)

ADDRESS:	0x09							
BIT	7	6	5	4	3	2	1	0
NAME		BucklSet[2:0]		BuckCfg	BuckInd	BuckHysOff	BuckMinOT	BuckInteg
BucklSet[2:0]	Buck Peak (000: 50mA 001: 100mA 010: 150mA 011: 200mA 100: 250mA 101: 300mA 110: 350mA	A A A	etting					
BuckCfg		uration for burst mode for FPWM mode	e					
Buckind	Buck Inductan 0 = Inductan 1 = Inductan	ice is 2.2µH						
BuckHysOff		esis Off comparator hyst comparator hys		nmended to re	educe voltage	e ripple)		
BuckMinOT		um On-Time deglitch delay o deglitch delay o	•		•			
BuckInteg		abilize the buck	•	•		tput capacitor capacitance > 6µ	ıF)	

Table 11. LDOVSet Register (0x0A)

ADDRESS:	0x0A							
BIT	7	6	5	4	3	2	1	0
NAME						LDOVSet[4:0]		
LDOVSet[4:0]	LDO Output V 0.9V to 4V, lin 00000 = 0.9V 00001 = 1.0V 10000 = 2.5V 11111 = 4.0V	ear scale, 10		ts				

Table 12. LDOCfg Register (0x0B)

ADDRESS:	0x0B									
BIT	7	6	5	4	3	2	1	0		
NAME	LDOSeq[2:0] (Read-Only) LDOPasDsc LDOActDsc LDOEn[1:0] L							LDOMode		
LDOSeq[2:0]	000 = Disable 001 = Enable 010 = Enable 011 = Enable 100 = Enable 101 = Disable 110 = Contro	DO Enable Configuration (Read-Only) 00 = Disabled 01 = Enabled always when BAT/SYS is present 10 = Enabled at 0% of Boot/POR Process Delay Control 11 = Enabled at 25% of Boot/POR Process Delay Control 00 = Enabled at 50% of Boot/POR Process Delay Control 01 = Disabled 10 = Controlled by LEN (MAX14750) 11 = Controlled by LDOEn[1:0] after 100% of Boot/POR Process Delay Control								
LDOPasDsc	0: LDO outpu	DO Passive Discharge Control D: LDO output will be discharged only entering off and hard-reset modes. LDO output will be discharged only entering off and hard-reset modes and when the enable is low.								
LDOActDsc	0: LDO outpu		ely discharg		off and hard-rese		when the ena	able is low.		
LDOEn[1:0]	00 = Disabled 01 = Enabled 10 = Enabled	d I I when MPC is		nly when LDOSe	q[2:0] == 111)					
LDOMode	0 = Normal L 1 = Load swir output is unre	DO Mode Control D = Normal LDO operating mode I = Load switch mode. FET is either fully on or off depending on the state of LDOEn. When FET is on, the output is unregulated and is not affected by UVLO's control block. This setting is internally latched and can change only when the LDO is disabled.								

Table 13. SwitchCfg Register (0x0C)

ADDRESS:	0x0C								
BIT	7	6	5	4	3	2	1	0	
NAME	sws	SWSeq[2:0] (Read-Only) — — SWEn[1:0] SWSoft							
SWSeq[2:0]	000 = Disable 001 = Enable 010 = Enable 011 = Enable 100 = Enable 101 = Disable 110 = Contro	SW Enable Configuration (Read-Only) 000 = Disabled 001 = Enabled always when BAT/SYS is present 010 = Enabled at 0% of Boot/POR Process Delay Control 011 = Enabled at 25% of Boot/POR Process Delay Control 100 = Enabled at 50% of Boot/POR Process Delay Control 101 = Disabled 110 = Controlled by SWEN (MAX14750) 111 = Controlled by SWEn[1:0] after 100% of Boot/POR Process Delay Control							
SWEn	00 = Disable 01 = Enabled 10 = Enabled	SW Enable Configuration (effective only when SWSeq[2:0] == 111) 00 = Disabled 01 = Enabled 10 = Enabled when MPC is high 11 = Reserved							
SWSoftStart	SW SoftStart 0 = No soft-start is present when the switch is enabled. 1 = Current limit of 25mA (typ) is ensured for 60ms when the switch is enabled.								

Table 14. BatTime Register (0x0D)

ADDRESS:	0x0D								
BIT	7	6	5	4	3	2	1	0	
NAME	_	— BCVTm[1:0] OCVTm[1:0] L							
BCVTm[1:0]	00: Skip bat 01: Take bat 10: Take bat	Battery Cell Voltage Timing 00: Skip battery measurement 01: Take battery measurement after 10ms delay 10: Take battery measurement after 100ms delay 11: Take battery measurement after 1000ms delay							
OCVTm[1:0]	If this step is 00: Skip OC 01: Take OC 10: Take OC	n Cell Voltage skipped, LCV V measureme V measureme V measureme V measureme	measuremer nt nt after 10ms nt after 100m	ns delay	with switch clos	sed			
LCVTm[1:0]	00: Skip LC' 01: Take LC 10: Take LC	ed Cell Voltag V measuremer V measureme V measureme V measureme	nt nt after 10ms nt after 100m	s delay					

Table 15. BatCfg Register (0x0E)

ADDRESS:	0x0E									
BIT	7	6	5	4	3	2	1	0		
NAME	BIA	BIMAbort	_	_	LcvDly2Skip		BatlmpCur[2:0)]		
BIA	Write 1 to sta Bit will remain 0: Battery imp	Battery Impedance Active Write 1 to start battery impedance measurement. If the measurement is already running, the write is ignored. Bit will remain high until the measurement is completed. 0: Battery impedance measurement is not ongoing 1: Battery impedance measurement is ongoing								
BIMAbort	Write 1 to imi	dance Measuro mediately aboro pedance meas pedance meas	t the battery in urement is ab	orted	asurement					
LcvDly2Skip		ows V _{CC} to rend delay time		•	CVTm) after LCV fore closing the p			s second		
BatImpCur [2:0]	Battery Imper 000: 0 001: 250µA 010: 500µA 011: 1mA 100: 2mA 101: 4mA 110: 8mA 111: Reserve	dance Current								

Table 16. BatV Register (0x0F)

ADDRESS:	0x0F (Read-Only)										
BIT	7	7 6 5 4 3 2 1 0									
NAME	BCV[7:0]										
BCV[7:0]	8-bit battery v	0] = 00, BCV[7	rement: V _{CC} = :0] = 0000 000	= [2.6 * (BCV[7 0. rted, BCV[7:0]] V					

Table 17. BatOCV Register (0x10)

ADDRESS:	0x10 (Read-Only)										
BIT	7	7 6 5 4 3 2 1 0									
NAME		OCV[7:0]									
OCV[7:0]	8-bit battery of the street of	0] = 00, OCV[7	rement: V _{CC} = 7:0] =0000 000	= [2.6 x (OCV[7 0. orted, OCV[7:0]		V					

Table 18. BatLCV Register (0x11)

ADDRESS:	0x11 (Read-Only)										
BIT	7	7 6 5 4 3 2 1 0									
NAME		LCV[7:0]									
LCV[7:0]	8 bit battery v	ge Measureme voltage measu 0] = 00, BCV[7: s or the measu	rement: V _{CC} = 0] = 0000 000	0.		V					

Table 19. MONCfg Register (0x19)

ADDRESS:	0x19									
BIT	7	6	5	4	3	2	1	0		
NAME	MonEn	_	_	_	MONtHiZ		MONCtr[2:0]			
MonEn	0 = Monitor f	Monitor Enable 0 = Monitor function disabled 1 = Monitor function enabled								
MONtHiZ		ODE Condition ow by a 100k F		tor						
MONCtr[2:0]	000 = MON 0 001 = MON 0 010 = MON 0 011 = MON 0 100 = MON 0 101 = MON 0 110 = MON 0	urce Selection connected to Sconnected to B connected to B connect	WOUT IN OUT VIN VOUT IN							

Table 20. BootCfg Register (0x1A)

ADDRESS:	0x1A (Read-	-Only)							
BIT	7	6	5	4	3	2	1	0	
NAME		PwrRstCfg[4:0] SftRstCfg PFNPUDCfg BootDly[1:0]							
PwrRstCfg [4:0]		000: Pin Controlled (MAX14750) 110: Push-Button Monitor (MAX14720)							
SftRstCfg	0 = Registers	Soft Reset Register Default 0 = Registers do not reset to default values on soft reset I = Registers reset to default values on soft reset							
PFNPUDCfg	0 = Pullups a	ulldown Confiç and pulldowns pullups and p	on control lin	es disabled abled on KIN pir	n				
BootDly[1:0]	Boot/POR Process t _{RESET} Delay Control 00 = 80ms 01 = 120ms 10 = 220ms 11 = 420ms								

Table 21. PinStat Register (0x1B)

ADDRESS:	0x1B (Read-	0x1B (Read-Only)									
BIT	7	6	5	4	3	2	1	0			
NAME (MAX14720)	_	_	_	_	KIN	KOUT	MPC	RST			
NAME (MAX14750)	_	_	_	_	SWEN	HVEN	BEN	LEN			
KIN, KOUT, MPC, RST, SWEN, HVEN, BEN, LEN	Input State 0 = Pin low 1 = Pin high										

Table 22. BBBExtra Register (0x1C)

ADDRESS:	0x1C									
BIT	7	6	5	4	3	2	1	0		
NAME	BoostHysOff	BoostPasDsc	BoostActDsc		0	BuckPasDsc	BuckActDsc	BuckFScl		
BoostHysOff	0 = Enable co	Boost Hysteresis Off D = Enable comparator hysteresis I = Disable comparator hysteresis (recommended to reduce voltage ripple)								
BoostPasDsc	0: Boost outpu	coost Passive Discharge Control : Boost output will be discharged only when entering off and hard-reset modes. : Boost output will be discharged only when entering off and hard-reset modes and when BoostEn is set to 00.								
BoostActDsc	0: Boost outpu	Boost Active Discharge Control 0: Boost output will be discharged only when entering off and hard-reset modes. 1: Boost output will be discharged only when entering off and hard-reset modes and when BoostEn is set to 00.								
BuckPasDsc	0: Buck output		ol ed only when en ed only when en				vhen BuckEn is	set to 00.		
BuckActDsc	0: Buck output	Buck Active Discharge Control 0: Buck output will be discharged only when entering off and hard-reset modes. 1: Buck output will be discharged only when entering off and hard-reset modes and when BuckEn is set to 00.								
BuckFScI	0: FET Scaling	g only enabled di	luces I _Q by lowe uring the buck tu the buck turn-on	rn-on sequ	ence					

Table 23. HandShk Register (0x1D)

ADDRESS:	0x1D (Read-	Only)						
BIT	7	6	5	4	3	2	1	0
NAME	StartOff	GlbPasDsc	_	_	_	_	_	StayOn
StartOff		Start In Off 1: The device will start in the off mode. 0: The device begins the power-on sequence after a V _{CC} power on reset.						
GlbPasDsc	Global Passive Discharge 0: Passive discharge loads are disabled in off mode. 1: Passive discharge loads are enabled in off mode.							
StayOn	prevent the p	ed to ensure th	ng down and r		,	must be set wit dition. This bit	•	

Table 24. UVLOCfg Register (0x1E)

ADDRESS:	0x1E							
BIT	7	6	5	4	3	2	1	0
NAME	_	_	_	_	_	_	BBBUVLOsel (Read Only)	LDOUVLOsel
BBBUVLOsel	Buck/Buck-Boost UVLO Select 0: Buck and buck-boost are turned off/on according to LIN_UVLO thresholds 1: Buck and buck-boost are turned off/on according to BIN_UVLO thresholds							
LDOUVLOsel	LDO UVLO Select 0: LDO is turned off/on according to LIN_UVLO thresholds 1: LDO is turned off/on according to BIN_UVLO thresholds							

Table 25. PWRCFG Register (0x1F)

ADDRESS:	0x1F							
BIT	7	6	5	4	3	2	1	0
NAME	PWROFFCMD[7:0]							
PWROFFCMD [7:0]	Writing 0xB2 requires a lov	PWROFFCMD[7:0] Power-Off Command Writing 0xB2 to this register will place the part in the off state/seal mode. Waking up the device from this mode requires a low pulse on KIN. All other codes = Do nothing						

I2C Interface

The MAX14720/MAX14750 contain an I²C-compatible interface for data communication with a host controller (SCL and SDA). The interface supports a clock frequency of up to 400kHz. SCL and SDA require pullup resistors that are connected to a positive supply.

Start, Stop, And Repeated Start Conditions

When writing to the MAX14720/MAX14750 using I²C, the master sends a START condition (S) followed by the MAX14720/MAX14750 I²C address. After the address, the master sends the register address of the register that is to be programmed. The master then ends communication by issuing a STOP condition (P) to relinquish control of the bus, or a REPEATED START condition (Sr) to communicate to another I²C slave. See Figure 4.

Table 26. I2C Slave Addresses

ADDRESS FORMAT	HEX	BINARY
7-Bit Slave ID	0x2A	0101010
Write Address	0x54	0000 0100
Read Address	0x55	01010101




Figure 4. I²C START, STOP, and REPEATED START Conditions

Slave Address

Set the Read/Write bit high to configure the devices to read mode (Table 26). Set the Read/Write bit low to configure the MAX14720/MAX14750 to write mode. The address is the first byte of information sent to the MAX14720/MAX14750 after the START condition.

Bit Transfer

One data bit is transferred on the rising edge of each SCL clock cycle. The data on SDA must remain stable during the high period of the SCL clock pulse. Changes in SDA while SCL is high and stable are considered control signals (see the *Start, Stop, And Repeated Start Conditions* section). Both SDA and SCL remain high when the bus is not active.

Single-Byte Write

In this operation, the master sends an address and two data bytes to the slave device (<u>Figure 5</u>). The following procedure describes the single byte write operation:

- 1) The master sends a START condition
- The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends 8 data bits
- 7) The slave asserts an ACK on the data line
- 8) The master generates a STOP condition




Figure 5. Write Byte Sequence

Burst Write

In this operation, the master sends an address and multiple data bytes to the slave device (<u>Figure 6</u>). The slave device automatically increments the register address after each data byte is sent, unless the register being accessed is 0x00, in which case the register address remains the same. The following procedure describes the burst write operation:

- 1) The master sends a START condition
- The master sends the 7-bit slave address plus a write bit (low)
- The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends eight data bits
- 7) The slave asserts an ACK on the data line
- 8) Repeat 6 and 7 N-1 times
- 9) The master generates a STOP condition

Single Byte Read

In this operation, the master sends an address plus two data bytes and receives one data byte from the slave device (I2C Register Descriptions). The following procedure describes the single byte read operation:

- 1) The master sends a START condition.
- The master sends the 7-bit slave address plus a write bit (low).
- 3) The addressed slave asserts an ACK on the data line.
- 4) The master sends the 8-bit register address.
- 5) The slave asserts an ACK on the data line only if the address is valid (NAK if not).
- 6) The master sends a REPEATED START condition.
- 7) The master sends the 7-bit slave address plus a read bit (high).
- 8) The addressed slave asserts an ACK on the data line.
- 9) The slave sends eight data bits.
- 10) The master asserts a NACK on the data line.
- 11) The master generates a STOP condition.




Figure 6. Burst Write Sequence




Figure 7. Read Byte Sequence

Burst Read

In this operation, the master sends an address plus two data bytes and receives multiple data bytes from the slave device (<u>Figure 8</u>). The following procedure describes the burst byte read operation:

- 1) The master sends a START condition
- The master sends the 7-bit slave address plus a write bit (low)
- 3) The addressed slave asserts an ACK on the data line
- 4) The master sends the 8-bit register address
- The slave asserts an ACK on the data line only if the address is valid (NAK if not)
- 6) The master sends a REPEATED START condition
- The master sends the 7-bit slave address plus a read bit (high)
- The slave asserts an ACK on the data line
- 9) The slave sends eight data bits
- 10) The master asserts an ACK on the data line

- 11) Repeat 9 and 10 N-2 times
- 12) The slave sends the last eight data bits
- 13) The master asserts a NACK on the data line
- 14) The master generates a STOP condition

Acknowledge Bits

Data transfers are acknowledged with an acknowledge bit (ACK) or a not-acknowledge bit (NACK). Both the master and the MAX14720/MAX14750 generate ACK bits. To generate an ACK, pull SDA low before the rising edge of the ninth clock pulse and hold it low during the high period of the ninth clock pulse (Figure 9). To generate a NACK, leave SDA high before the rising edge of the ninth clock pulse and leave it high for the duration of the ninth clock pulse. Monitoring for NACK bits allows for detection of unsuccessful data transfers.




Figure 8. Burst Read Sequence




Figure 9. Acknowledge

Table 27. Register Bit Default Values

REGISTER BITS	MAX14750A	MAX14720A	MAX14720B
BoostlSet[2:0]	100mA	100mA	100mA
BoostVSet[4:0]	3.3V	3.3V	3.3V
BBBUVLOSel	BIN	BIN	BIN
LDOUVLOSel	LIN	BIN	BIN
BuckVSet[5:0]	1.2V	1.2V	1.8V
BucklSet[2:0]	300mA	300mA	300mA
BuckCfg	Burst	Burst	Burst
BuckInd	2.2µH	2.2µH	2.2µH
BuckHysOff	Lower Ripple	Lower Ripple	Lower Ripple
BuckMinOT	Lower Ripple	Lower Ripple	Lower Ripple
BuckInteg	Higher DC Accuracy	Higher DC Accuracy	Higher DC Accuracy
I2CAdd	0101010	0101010	0101011
StayOn	Stay On	Stay On	Stay On
LDOVSet[4:0]	1.8V	1.8V	1.8V
BoostSeq[2:0]	HVEN	BoostEn	BoostEn
BoostInd	4.7µH	4.7µH	4.7µH
BuckSeq[2:0]	BEN	50%	50%
BuckFst	Zero	Zero	Zero
LDOSeq[2:0]	LEN	50%	LDOEn (I ² C)
LDOMode	LDO	LDO	Load Switch
SWSeq[2:0]	SWEN	0%	0%
SWSoftStart	none	25mA (typ) for 60ms	25mA (typ) for 60ms
BCVTm[1:0]	Skip	Skip	Skip
OCVTm[1:0]	Skip	Skip	Skip
LCVTm[1:0]	Skip	Skip	Skip
LDOPasDSC	Off	Off	Off
LDOActDSC	Off	Off	Off
BatImpCur	0mA	0mA	0mA
PwrRstCfg[3:0]	Pin Enable	KIN	KIN
SftRstCfg	Hold Regs	Hold Regs	Hold Regs
PFNPUDCfg	Disabled	Enabled	Enabled
BootDly[1:0]	80ms	120ms	120ms
StartOff	Power On	Remain Off	Remain Off
GlbPasDsc	Disabled	Disabled	Disabled
BoostHysOff	More Efficient	More Efficient	More Efficient

Table 27. Register Bit Default Values (continued)

REGISTER BITS	MAX14750A	MAX14720A	MAX14720B
BoostPasDsc	Off	Off	Off
BoostActDsc	Off	Off	Off
BuckPasDsc	Off	Off	Off
BuckActDsc	Off	Off	Off
BuckFScl	Zero	Zero	Zero
ClkDivEna	Disabled	Disabled	Disabled
ClkDivSet[6:0]	0	0	0

Table 28. Register Default Values

REGISTER	REGISTER NAME	DEFAULT VALUES			
ADDRESS	REGISTER NAME	MAX14750A	MAX14720A	MAX14720B	
0x00	ChipId	0x01	0x01	0x01	
0x01	ChipRev	0x01	0x01	0x01	
0x02	Reserved	0x00	0x00	0x00	
0x03	BoostCDiv	0x00	0x00	0x00	
0x04	BoostlSet	0x02	0x02	0x02	
0x05	BoostVSet	0x08	0x08	0x08	
0x06	BoostCfg	0xC0	0xE0	0xE0	
0x07	BuckVSet	0x08	0x08	0x20	
0x08	BuckCfg	0xC0	0x80	0x80	
0x09	BucklSet	0xA7	0xA7	0xA7	
0x0A	LDOVSet	0x09	0x09	0x09	
0x0B	LDOCfg	0xC0	0x80	0xE1	
0x0C	SwitchCfg	0xC0	0x41	0x41	
0x0D	BatTime	0x00	0x00	0x00	
0x0E	BatCfg	0x00	0x00	0x00	
0x0F	BatBCV	0x00	0x00	0x00	
0x10	BatOCV	0x00	0x00	0x00	
0x11	BatLCV	0x00	0x00	0x00	
0x12	Reserved	0x00	0x00	0x00	
0x13	Reserved	0x00	0x00	0x00	
0x14	Reserved	0x00	0x00	0x00	
0x15	Reserved	0x00	0x00	0x00	
0x16	Reserved	0x00	0x00	0x00	
0x17	Reserved	0x00	0x00	0x00	
0x18	Reserved	0x34	0x34	0x34	

Table 28. Register Default Values (continued)

REGISTER	DECISTED NAME	DEFAULT VALUES			
ADDRESS	REGISTER NAME	MAX14750A	MAX14720A	MAX14720B	
0x19	MONCfg	0x00	0x00	0x00	
0x1A	BootCfg	0x00	0x61	0x61	
0x1B	PinStat	0x00	0x00	0x00	
0x1C	BBBExtra	0x00	0x00	0x00	
0x1D	HandShk	0x01	0x81	0x81	
0x1E	UVLOCfg	0x02	0x03	0x03	
0x1F	PWROFF	0x00	0x00	0x00	

Typical Application Circuits




Figure 10. Lithium Coin Cell

Typical Application Circuits (continued)




Figure 11. Removable Li+ Rechargeable

Typical Application Circuits (continued)




Figure 12. Always-On Coin Cell

Typical Application Circuits (continued)




Figure 13. Companion Li+ Rechargeable

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX14720AEWA+	-40°C to +85°C	25 WLP
MAX14720AEWA+T	-40°C to +85°C	25 WLP
MAX14720BEWA+*	-40°C to +85°C	25 WLP
MAX14720BEWA+T*	-40°C to +85°C	25 WLP
MAX14750AEWA+	-40°C to +85°C	25 WLP
MAX14750AEWA+T	-40°C to +85°C	25 WLP
MAX14750BEWA+*	-40°C to +85°C	25 WLP
MAX14750BEWA+T*	-40°C to +85°C	25 WLP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Chip Information

PROCESS: BICMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
25 WLP	W252M2+1	21-0788	Refer to Application Note 1891

^{*}Future product—contact factory for availability.

T = Tape and reel.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	12/15	Initial release	_
1	2/16	Worst-Case Accuracy of Single V _{CC} Measurement spec updated in Electrical Characteristics table	8
2	8/16	General updates	16, 21, 31–33

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.