

# The 24bit Audio CODEC series

# Monaural Audio CODEC with Touch Panel Interface

# **BU26154MUV**

# **General Description**

BU26154 is a low-power compact audio CODEC. BU26154 also incorporates touch panel interface and Cap-Less headphones amplifier, speaker amplifier which is most suitable for digital still cameras, electronic dictionaries. BU26154 has built-in voltage regulator for the stability of CODEC characteristic that is sensitive to the outside noise. Speaker amplifier that can change AB / D Class. Therefore, when the interference including the FM radio influences it, BU26154 can prevent interference by operating AB grade. As digital code processing, it is equipped with the high-pass filter as the noise cut use of the specific frequency band, Notch filter and the Equalizer of 5 bands and P<sup>2</sup>Bass+, Noise gate, and flexible sound quality effect processing is possible.

### **Features**

- Various sound processing functions
  - ♦ P²Bass+
  - Noise gate
  - ♦ Fast release ALC
  - ♦ 5-band Equalizer/Notch Filter
- High PSRR is attained by built-in regulator
- Speaker amplifier can be switched to AB class and D class
- Touch panel interface.

# **Applications**

- Electronic Dictionary
- Digital Still Camera
- Digital Single-lens Reflex Camera
- Digital Mirror-less Camera
- Digital Video Camera, others

# **Typical Application Circuit(s)**




Figure 1. Block Diagram

# **Key Specifications**

HVDD Power Supply:	2.7V to 3.6V
SPVDD Power Supply:	2.7V to 5.5V
CPDD Power Supply:	2.7V to 3.6V
TVDD Power Supply:	2.7V to 3.6V
MIC-ADC SNR:	92dB(Typ)
DAC-SP SNR:	95dB (Typ)
DAC-HP SNR:	93dB (Tvp)

Package(s) VQFN040V6060 W (Typ) x D (Typ) x H (Max) 6.00mm x 6.00mm x 1.00mm



OProduct structure: Silicon monolithic integrated circuit OThis product has no designed protection against radioactive rays

# Pin Configuration(s)

# Top view




Figure 2. Pin Configuration(s)

# Pin Description(s)

No	Name	I/O	Power	Function	Reset	No use
110	Ivanic	1/0	1 OWC1		(Note1)	(Note3)
17	HVDD	Р	_	High voltage power supply pin	_	_
17	11100	'		A capacitor is connected between HVDD and HGND1.		
6	SPVDD	Р	_	Speaker power supply pin	_	_
	0	ļ ·		A capacitor is connected between SPVDD and SPGND.		
38	CPVDD	Р	_	Voltage power supply pin for charge pump	_	_
40	N O			A capacitor is connected between CPVDD and CPGND.		
16	N.C	-	-	A no connect pin.	-	-
36	TVDD	Р	-	Voltage power supply for the touch panel	-	_
				Please connect a capacitor between TVDD and TGND.		
15	HGND1	Р		High voltage ground 1 It is used on the same voltage as HGND2, SPGND,		
13	ПОМОТ		_	CPGND, and TGND.	-	-
				High voltage ground 2		
14	HGND2	Р	_	It is used on the same voltage as HGND1, SPGND,	_	_
• • •	1101102	'		CPGND, and TGND.		
				Ground pin for Speaker		
9	SPGND	Р	_	It is used on the same voltage as HGND1, HGND2,	_	_
				CPGND, and TGND.		
				Ground pin for charge pump		
3	CPGND	Р	-	It is used on the same voltage as HGND1, HGND2,	-	_
				SPGND, and TGND.		
				Ground pin for touch panel interface		
35	TGND	Р	-	It is used on the same voltage as HGND1, HGND2,	-	-
				CPGND, and SPGND.		
				Regulator output		
18	REGOUT	0	HVDD	A capacitor is connected between REGOUT and HGND1.	HGND2	-
				Please connect as close as possible to the chip.		

		1	T		T	
				A positive side voltage output pin for the headphones		
2	HPVDD	0	CPVDD	driver.	CPGND	(Note 2)
				A capacitor is connected between HPVDD and CPGND.		
				Please connect as close as possible to the chip.  A negative side voltage output pin for the headphones		
				driver.		
4	HPVSS	0	CPVDD	A capacitor is connected between HPVSS and CPGND.	CPGND	(Note 2)
				Please connect as close as possible to the chip.		
20	MOLIZI		LIVED		(in n t)	LICNIDA
22	MCLKI	l	HVDD	Master Clock pin	(input)	HGND1
21	TSTO	0	HVDD	Output pin for test-mode. Make it open.	HGND1	Open
				Reset pin		
20	RESETB	ı	HVDD	"L" level: Reset enables.	(input)	-
				"H" level: Reset disable.		
				3 wire interface: data input output pin		
24	SDATA	10	HVDD	It is indicated as SDATA.	(input)	_
	/SDA			2 wire interface: data input output pin <sup>(Note 1)</sup>	(	
				It is indicated as SDA.		
				3 wire interface: Serial clock input pin		
	00114			It is indicated as SCLK.		
25	SCLK	ı	HVDD	2 wire interface: Slave address select input pin.	(input)	HGND1
	/SAD			It is indicated as SAD.	( 1 7	
				SAD pin = "L" level slave address is "0011010"		
				SAD pin = "H" level slave address is "0011011"		
	000			3 wire interface: chip select input pin		
23	CSB	ı	HVDD	It is indicated as CSB.	(input)	-
	/SCL			2 wire interface: Serial clock input pin *1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
	041 1 00114	10	111/100	It is indicated as SCL.	(* 1)	LICAIDA
26	SAI_LRCLK	10	HVDD	SAI LR clock input/output pin	(input)	HGND1
27	SAI_BCLK	IO	HVDD	SAI bit clock input/output pin	(input)	HGND1
28	SAI_SDIN	1	HVDD	SAI serial data input pin	(input)	HGND1
29	SAI_SDOUT	0	HVDD	SAI serial data output pin	HGND1	Open
30	IRQB	0	HVDD	An interrupt output terminal. When an interrupt occurs, chip outputs "L".	HGND1	Open
				Analog reference voltage pin		
10	VMID	0	REGOUT	A capacitor is connected between VMID and HGND2.	HGND2	-
				Microphone bias voltage output pin		
11	MBIASCAP	0	HVDD	A capacitor is connected between HGND2.	HGND2	Open
	111211100111			Please connect as close as possible to the chip.		оро
				Analog microphone input 1		
				Single-end and differential can be chosen.		
12	MIN1	ı	REGOUT	When differential is chosen, it connects with microphone	Hi-Z	Open
				+ pin.		
				Analog microphone input 2		
40	BAINIO		DECOUR	Single-end and differential can be chosen.	11: 7	0
13	MIN2	I	REGOUT	When differential is chosen, it connects with microphone	Hi-Z	Open
				- pin.		
8	SPOUT-	0	SPVDD	speaker output - pin	SPGND	Open
7	SPOUT+	0	SPVDD	speaker output + pin	SPGND	Open
1	HPL	0	SPVDD	Headphones output Lch terminal	CPGND	Open
40	HPR	0	SPVDD	Headphones output Rch terminal	CPGND	Open
39	CPP	0	CPVDD	Charge pump flying capacitor, positive side output pin	Hi-Z	Open
5	CPN	0	CPVDD	Charge pump flying capacitor, negative side output pin	Hi-Z	Open
				PLL filter pin		
19	PLLC	0	HVDD	When clock of the MCLKI pin input is used, make it open.	HGND2	Open
13	, LLO		11400	When clock of the SAI_BCLK pin input is used, it is	TIONUZ	Орсп
				necessary to connect resistors and a capacitor.		
31	YP	0	TVDD	YP pin for the touch panel interface	Hi-Z	Open
32	XP	0	TVDD	XP pin for the touch panel interface	Hi-Z	Open
33	XN	0	TVDD	XN pin for the touch panel interface	Hi-Z	Open
34	YN	0	TVDD	YN pin for the touch panel interface	Hi-Z	Open
37	HPCOM		-	Headphones amplifier common pin	(input)	-
/NI-1- 4	) In case of 2 wire s				mnor noice d	

<sup>(</sup>Note 1) In case of 2 wire serial, if this pin is used with external pull-up resistor, it possibly gets noise from power. Therefore, tamper noise design is required in the noisy environment.

(Note 2) At the time of power down, in HPVDD and HPVSS, is short-circuited.

# **Description of Block(s)**




Figure 3. BU26154 Application circuit

Absolute Maximum Ratings (Ta = 25°C)

(HGND1=HGND2=SPGND=CPGND=TGND=0V)

Parameter	Symbol	Condition	Rating	Unit
HVDD Supply Voltage	HVDD	-	-0.3 to 4.5	V
SPVDD Supply Voltage	SPVDD	-	-0.3 to 7.0	V
CPVDD Supply Voltage	CPVDD	-	-0.3 to 4.5	V
Input Voltage	MCLKI, SAI_LRCLK, SAI_BCLK, SAI_SDIN, put Voltage  VIN  SDATA/SDA, SCLK. CSB/SCL pins		-0.3 to HVDD+0.3	V
		MIN1, MIN2 pins	-0.3 to REGOUT+0.3	V
Storage Temperature	T <sub>stg</sub>	-	-55 to +150	°C
Power Dissipation <sup>(Note 1)</sup>	D4	Ta=25°C (Note 1)	0.80	W
Power Dissipation	Pd	Ta=25°C (Note 2)	3.01	W
Output Current 1	IOSP	SPOUT+, SPOUT- pins	-560 to +560	mA
Output Current 2	IOHP	HPL, HPR pins	-100 to +100	mA
Output Current 3	IOCP	HPVSS,HPVDD,CP,CN pin	-500 to +500	mA
Output Current 4	IOREGO	REGOUT pin	-30 to 0	mA
Output Current 5	100	Except SPOUT+,SPOUT-, HPL,HPR, REGOUT,HPVDD,HPVSS pins	-8 to +8	mA

Do not short the output pin to another output pin, power supply pin or GND pin.(Output pin includes an IO pin which is in output mode) (Note 1) 74.2mm×74.2mm×1.6tmm FR4 1Layer Glass epoxy base Surface Copper foil 0%) Mounting

Above Ta=25°C, reduced by 8.0mW/°C. Thermal beer is on a base.

(Note 2) 74.2mm×74.2mm×1.6tmm FR4. 4 Layer Glass epoxy base (2,3layer Copper foil 100%) Mounting

Above Ta=25°C, reduced by 30.12mW/°C. Thermal beer is on a base.

Caution: Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit between pins or an open circuit between pins and the internal circuitry. Therefore, it is important to consider circuit protection measures, such as adding a fuse, in case the IC is operated over the absolute maximum ratings.

# **Recommended Operating Conditions**

(HGND1=HGND2=SPGND=CPGND=TGND=0V)

Parameter	Symbol	Condition	Rating	Unit
HVDD Supply Voltage	HVDD	HVDD=CPVDD=TVDD	2.7 to 3.6	V
SPVDD Supply Voltage	SPVDD	-	2.7 to 5.5	V
CPVDD Supply Voltage	CPVDD	HVDD=CPVDD=TVDD	2.7 to 3.6	V
TVDD Supply Voltage	TVDD	HVDD=CPVDD=TVDD	2.7 to 3.6	V
Operating Temperature	T <sub>op</sub>	-	-20 to +85	°C

(Note 1) The radiation-proof design is not carried out.

# **Electrical Characteristics**

DC Characteristics

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Related Pin
"H" Input Voltage1	VIH1	HGND1=0V	HVDD *0.8	-	HVDD+0.3	V	All Digital Input
"L" Input Voltage 1	VIL1	HGND1=0V	-0.3	-	HVDD *0.2	V	All Digital Input
"H" Input Voltage 2	VIH2	HGND1=0V	HVDD-0.4	-	HVDD+0.3	V	All Digital Input
"L" Input Voltage 2	VIL2	HGND1=0V	-0.3	-	0.4	V	All Digital Input
"H" output Voltage	VOH	IOH=-1mA	HVDD *0.85	-	-	V	Except SDA
"L" output Voltage 1	VOL1	IOL=1mA	-	-	HVDD *0.15	V	Except SDA
"L" output Voltage 2	VOL2	IOL=3mA	-	-	0.4	V	SDA
"H" Input Leakage Current	IIH	VIH= HVDD	-	-	10	μA	All Digital Input
"L" Input Leakage Current	IIL	VIL=HGND1	-10	-	-	μΑ	All Digital Input
"Z" output Leakage Current	IOZH	VOH=HVDD	-	-	10	μA	SDA
"Z" output Leakage Current	IOZL	VOL=HGND1	-10	-	-	μА	SDA
Operating Current1	IDDO1	Playback(fs48kHz) no Load, Hp-amp use Sin1kHz-Full Scale output	-	10	13	mA	-
Operating Current2	IDDO2	Playback(fs48kHz) no Load, D-class, Sp-amp use Sin1kHz-Full Scale output	-	10.5	13.7	mA	-
Operating Current3	IDDO3	Playback(fs48kHz) no Load, AB-class, Sp-amp use Sin1kHz-Full Scale output	-	12	15.6	mA	-
Operating Current4	IDDO4	Record(fs48kHz) Sin1kHz-Full Scale input	-	9.5	12.4	mA	-
Operating Current5	IDDO5	Touch Panel Interface Operate	-	0.6	1	mA	-
Operating Current6	IDDO6	Touch Panel Interface Interrupt Wait Ta = -40 to 55 °C	-	220	320	uA	-
Standby Current	IDDS	25 °C	-	0.5	5	μΑ	-
	Interface Interrunt	electric current at the time of	the wait Please refe	r to a touch	n nanel interface cla		he movement setting

<sup>(</sup>Note 1) Touch Panel Interface Interrupt electric current at the time of the wait. Please refer to a touch panel interface clause for the movement setting condition.

<sup>(</sup>Note 2) Standby current is total value for all power supply currents. (Note 3) Standby current's condition is power off state by RESETB=L

### **AC Characteristics**

Clock

PLL not used

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C)

Parameter	Symbol	Min	Max	Unit
MCLKI Frequency	fC	4.096	49.152	MHz
MCLKI Period	tC	1/fC	1/fC	ns
MCLKI "H" Length	tCH	tC*0.4	-	ns
MCLKI "L" Length	tCL	tC*0.4	-	ns

PLL used

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V,Ta=25°C)

Parameter	Symbol	Min	Max	Unit
MCLKI Frequency	fC	6.75	54	MHz
MCLKI Period	tC	1/fC	1/fC	ns
MCLKI "H" Length	tCH	tC*0.4	-	ns
MCLKI "L" Length	tCL	tC*0.4	-	ns

When PLL is use, clock from SAI\_BCLK pin other than MCLKI pin could be inputted. Please refer to SAI slave clause about the BCLK pin input frequency.




Figure 4

### Reset

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C)

Parameter	Symbol	Min	Max.	Unit
RESETB pulse width	tW_RST	5	-	μs




Figure 5

When Reset pin is made low-level, internal LDO goes to power mode.

1ms is necessary until REGOUT pin becomes low-level. The recommended tW\_RST is over 1ms.

# 2-Wire Serial Interface

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C, CL=30pF)

Descriptor	0	Standard Mode		Fast Mode		Unit
Parameter	Symbol	Min	Max	Min	Max	Offic
SCL Frequency	f <sub>SCL</sub>	-	100	-	400	kHz
SCL "L" Length	t <sub>LOW</sub>	4.7	-	1.3	-	μs
SCL "H" Length	t <sub>HIGH</sub>	4.0	-	0.6	-	μs
Hold Time under Repeat [Start] Condition	t <sub>HD:STA</sub>	4.0	-	0.6	-	μs
Setup Time under Repeat [Start] Condition	t <sub>su:sta</sub>	4.0	-	0.6	-	рs
Data Hold Time	t <sub>HD:DAT</sub>	0	3.45	0	0.9	μs
Data Setup Time	t <sub>SU:DAT</sub>	250	-	100	-	ns
Setup Time under [Stop] Condition	t <sub>su:sto</sub>	4.0	-	0.6	-	μs




Figure 6

# 3-Wire Serial Interface

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C, CL=30pF)

Parameter	Symbol	Min	Max	Unit
SCLK Low to Chip Select enable	tSLCL	100	-	ns
Chip Select Enable to SCLK Low	tCLSL	100	-	ns
Chip Select Enable to SCLK High	tCLSH	100	-	ns
CLK High to Chip Select enable	tSHCL	100	-	ns
SCLK High Pulse Width	tSH	50	-	ns
SCLK Low Pulse Width	tSL	50	-	ns
Input Data Setup time	tIDS	30	-	ns
Input Data Hold time	tIDH	30	-	ns
SCLK last edge to Chip Select disable	tCHS2	100	-	ns
Chip Select High Pulse Width	tCH	100	-	ns
Output Data Valid	tODV	-	40	ns
Chip Select High to Data Transition	tCHDTS	-	40	ns

Two kinds of timing are supported depending on the SCLK pin level at data transfer start. Read or Write is selected by LSB logic INDEX.





Figure 7

# Serial Audio Interface (Slave)

(HGND1= HGND2=SPĠND=ĆPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, VDD=3.3V, Ta=25°C, CL=30pF)

Parameter	Symbol	Min	Max	Unit	
SAI_BCLK Period	tC_BCLK	32fs	128fs	Hz	
SAI_BCLK "H" Length	tHW_BCLK	73	-	ns	
SAI_BCLK "L" Length	tLW_BCLK	73	-	ns	
SAI_LRCLK Hold Time	tH_LRCLK	20	-	ns	
SAI_LRCLK Setup Time	tSU_LRCLK	20	-	ns	
SAI_SDOUT Delay Time	tD_SDO (Note 1)	-	80	ns	
SAI_SDIN Setup Time	tSU_SDI	20	-	ns	
SAI_SDIN Hold Time	tH_SDI	20	-	ns	

(Note 1) tD\_SDO is the delay time from previous SAI\_BCLK transition and SAI\_LRCLK transition.



SAI Transmit

Figure 8





Figure 9

# SAI (Master) - Serial Audio Interface (Master)

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C, CL=30pF)

Parameter	Symbol	Min	Max	Unit
SAI_BCLK Period	tC_BCLK	32fs	64fs	Hz
SAI_BCLK "H" Length	tHW_BCLK	146	-	ns
SAI_BCLK "L" Length	tLW_BCLK	146	-	ns
SAI_LRCLK Delay time	tD_LRCLK	-	20	ns
SAI_SDOUT Delay Time	tD_SDO	-	20	ns
SAI_SDIN Setup Time	tSU_SDI	50	-	ns
SAI_SDIN Hold Time	tH_SDI	0	-	ns



# **Power Supply Sequence**

Please power on/off the LSI with all kind of power at the same time.

Each power supply should power up/down in 50ms. Also, keep all power supply in the ON state or the OFF state. Please avoid partial ON or partial OFF states.

Please keep RESETB pin "L" level until all power supply become ON state. The CPU I/F become available when all power supply is powered on after  $t_{W\_PURST}$  and  $t_{W\_REGU}$  time exceeds.

HVDD must be powered on first, but HVDD must be powered off last. About SPVDD, there is no limitation above.

Parameter	Symbol	Min	Тур	Max	Unit
Power On Delay Time	t <sub>VDD_ON</sub>	0	-	50	ms
Power Off Delay Time	t <sub>VDD_OFF</sub>	0	-	50	ms
Reset Time after Power ON	t <sub>w_PURST</sub>	1	-	-	μs
Wait Time for Regulator Starting after Reset Release	t <sub>w_REGU</sub>	1	-	-	ms




Figure 12

**Analog Characteristics** 

(HGND1= HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C)						
Parameter	Symbol	Condition	Min	Тур	Max	Unit
Regulator Output						
REGOUT Output Level	VREGOUT	-	1.7	1.8	1.9	V
Mic Input (MIC Gain=18dB / Digital	Volume=0.0dB	/ ALC=OFF)				
Full Scale Input Signal Level	VMINFS1	MIN1,MIN2	-	-	0.124	Vp-p
Input Resistance	RMIN1	MIN1,MIN2	20	30	40	kΩ
Mic Input (MIC Gain=9.0dB / Digita	l Volume=0.0dB	/ALC=OFF)				
Full Scale Input Signal Level	VMINFS2	MIN1,MIN2	-	-	0.454	Vp-p
Input Resistance	RMIN2	MIN1,MIN2	20	30	40	kΩ
Analog Reference Level(VMID-pin)	)					
Analog Reference Voltage	VREF	-	0.9x REGOUT/2	1.0x REGOUT/2	1.1x REGOUT/2	V
Microphone Bias(MBIASCAP -pin)						
		IMIC = -1mA, MICBCON=0	1.50x REGOUT/2	1.67x REGOUT/2	1.84x REGOUT/2	V
Output Voltage where, VMIC <hvdd*0.85< td=""><td>VMIC</td><td>IMIC = -1mA, MICBCON=1</td><td>2.00x REGOUT/2</td><td>2.22x REGOUT/2</td><td>2.45x REGOUT/2</td><td>V</td></hvdd*0.85<>	VMIC	IMIC = -1mA, MICBCON=1	2.00x REGOUT/2	2.22x REGOUT/2	2.45x REGOUT/2	V
	VIVIIO	IMIC = -1mA, MICBCON=2	2.50x REGOUT/2	2.78x REGOUT/2	3.06x REGOUT/2	V
		IMIC = -1mA, MICBCON=3	3.00x REGOUT/2	3.33x REGOUT/2	3.67x REGOUT/2	V
Output Current	IMIC	-	_	-	2	mA

(HGND1=HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C)

Parameter	Symbol	, HVDD=3.3V, SPVDD=3.3V, CP Conditions	Min	Typ	Max	Unit
Analog Inputs to ADC out (MIC Gain=		I Volume=0.0dB / ALC=OFF)				
S/(N+D)	SND1	-1dBFS/ A-weighted	-	78	-	dB
S/N	SNR1	A-weighted	-	89	-	dB
Power Supply Rejection Ratio	PSRR1	HVDD on 100mVp-p, 1kHz noise, no signal input	-	90	-	dB
Analog Inputs to ADC out (MIC Gain=	9.0dB / Digita	al Volume=0.0dB / ALC=OFF)				
S/(N+D)	SND2	-1dBFS/ A-weighted	-	80	-	dB
S/N	SNR2	A-weighted	-	92	-	dB
Power Supply Rejection Ratio	PSRR2	HVDD on 100mVp-p, 1kHz noise, no signal input	-	90	-	dB
DAC to Headphone OUT(HPR/HPL, v	vith 16Ω/50pl	Fload)				
Total Harmonic Distortion	THD+N3	1kHz,input -12dBFS	-	75	-	dB
Signal to Noise Ratio	SNR3	A-weighted	-	93	-	dB
Power Supply Rejection Ratio	PSRR3	HVDD on 100mVp-p,1kHz noise, no signal input CPVDD on	-	90	-	dB
,,,,,		100mVp-p,1kHz noise, no signal input	-	90	-	dB
Output Offset Voltage	VOF	No signal input	-	±1	-	mV
Charge Pump Oscillator Frequency	CPOSC	-	-	500	-	kHz
HPVDD Port Output Voltage	HPVDO	-	-	1.8	-	V
HPVSS Port Output Voltage	HPVSO	-	-	-1.8	-	V
DAC to Speaker OUT D-class Mode (	SPOUT+/-, w	rith 8Ω/50pF load)			1	
Output Power	Po4	THD=10%, SPVOL=6dB	-	700	-	mW
Total Harmonic Distortion	THD+N4	Po=310mW	-	66	-	dB
Signal to Noise Ratio	SNR4	A-weighted, THD+N=1%	_	95	-	dB
Power Supply Rejection Ratio	PSRR4	HVDD on 100mVp-p,1kHz noise	-	90	-	dB
r ower cupply responding rand	TOTAL	SPVDD on 100mVp-p,1kHz noise	-	60	-	dB
PWM frequency	PWMF	-	-	370	-	kHz
Efficiency	EFF	-	-	90	-	%
DAC to Speaker OUT AB-class Mode	(SPOUT+/	uith 8Ω/50pF load)			1	1
Output Power	Po5	THD=10%, SPVOL=6dB	_	700	_	mW
Total Harmonic Distortion	THD+N5	Po=310mW	_	62	_	dB
Signal to Noise Ratio	SNR5	A-weighted, THD+N=1%	_	95	_	dB
2.3 12 110.00 110.00	3.1.10	HVDD on				
Power Supply Rejection Ratio	PSRR5	100mVp-p,1kHz noise SPVDD on	-	90	-	dB dB
Microphone Bias(MBIASCAP-pin) *1		100mVp-p,1kHz noise				
Output Noise Voltage	VMICN6	22Hz to 22kHz, MICBCON=1	-	5	-	μV
Power Supply Rejection Ratio	PSRR6	HVDD on 100mVp-p,1kHz noise Load=1mA MICBCON=1	-	70	-	dB

(HGND1=HGND2=SPGND=CPGND=TGND=0V, HVDD=3.3V, SPVDD=3.3V, CPVDD=3.3V, TVDD=3.3V, Ta=25°C)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Touch Panel Interface						
ADC Resolution	N	-	-	-	12	Bit
Differential Non-Linearity Error	DNL	-	-3	-	3	LSB
Integral Non-Linearity Error	INL	-	-4	-	4	LSB
Offset Error	OFTERR	-	-	1	-	LSB
Gain Error	GAERR	-	-	0.5	-	LSB
Touch Panel Driver Switch	SWONR	-	-	5	-	Ω
Interrupt Pull up Registance	IRQR1	RSEL=0	40	50	70	kΩ
Interrupt Pull-up Resistance	IRQR2	RSEL=1	70	90	120	kΩ
ADO Ocazania Timina	Tw_ADC1		-	-	35	μs
ADC Conversion Timing	Tw_ADC2		-	-	43	μs

### **Function Description**

Clock Control

Main modules that make sound path of the LSI inside operate with 1024fs Audio Clock.

Audio Clock can be selected whether divided clock of 256fs/512fs/1024fs from MCLKI or generated clock from Audio PLL. When PLL is used, PLL generates internal clock. The input clock into PLL can be selected from either MCLKI port or SAI\_BCLK port by setting Clock Input / Output Control register. PLL generates 256fs clock of sampling frequency.

The registers about Audio Clock setting: Sampling Rate Setting Register, FPLLM, FPLLNL, FPLLNH, FPLLD, FPLLFL, FPLLFDH, FPLLFDH, Clock Input / Output Control register, Clock Input Select Register

- · The sequence of PLL setting
- 1. Stop PLL output by setting PLLOE bit to "0".
- 2. Disable PLL by setting PLLEN bit to "0".
- Set PFLLM, FPPNL, FPLLNH, FPLLD, FPLLFL, FPLLFH, FPLLFDL, FPLLFDH.
- 4. Set input port by PLLISEL bit.
- 5. Set PLLEN bit to "1".
- 6. Wait for the PLL stabilizing time as the table "PLL Stabilizing Time".
- 7. Set PLLOE bit to "1".
- 8. Start recording or playback.

PLL Stabilizing Time

PLL stability time

10msec

- Related Register

Sampling Rate Setting Register

PLLNL, PLLNH Register

PLLML, PLLMH Register

**PLLDIV** Register

Clock Enable Register

Clock Input / Output Control Register

When PLL is Used.

The LSI support audio PLL function that can generate precise audio clock from wide range of clock frequency. Then, it can be realize audio function without external clock generator for audio. The LSI supports following cases.

The LSI generates audio clock with input clock provided from MCLKI port or BCLKI port.

■case1: PLLISEL (0x0e/0x0f)=0x1, MST(0x64/0x65)="0"

Audio clock is generated by the PLL BU26154 with MCLKI clock. SAI LRCLK and SAI BCLK are provided by the CPU.




Figure 13

■case2: PLLISEL (0x0e/0x0f)=0x1, MST(0x64/0x65)="1"

Audio clock is generated by the PLL in BU26154 from MCLKI clock. SAI\_LRCLK and SAI\_BCLK are provided from the LSI.




Figure 14

■case3: PLLISEL (0x0e/0x0f)=0x2, MST(0x64/0x65)="1" Audio clock is generated by PLL in BU26154 form SAI clock.




Figure 15

When PLL is not Used.

Audio clock is generated by the CPU and supplied to the LSI when PLL is not used. Then CPU and the LSI are synchronized.

# ■case 5: MST (0x64/0x65) ="0"

Audio clock (256fs, 512fs, 1024fs) is generated by the CPU and supplied to MCLKI port of the LSI. LRCLK and BCLK are also provided from the CPU.




Figure 16

# ■case6: MST (0x64/0x65)="1"

Audio clock (256fs, 512fs, 1024fs) is generated by the CPU and supplied to MCLKI port of the LSI. SAI\_LRCLK and SAI\_BCLK are provided from the LSI.






Figure 17


Even when using the same sampling frequency, the setting condition is different depending on clock frequency. When changing MCLKI input frequency, PLLOE should be set to "0", then PLLOE should be set to "1" back.

SAI (Serial Audio System Interface)

The LSI supports SAI formats.










Figure 21

DLYI="0", FMTI="1"

Flame synchronous transfer mode: R channel data is transferred right after L channel data.




Figure 22

DLYI="1", FMTI="1"

Flame synchronous transfer mode: R channel data is transferred right after L channel data.




Figure 23

- Related Register SAI Transmitter Control Register SAI Receiver Control Register

### 2 wire serial interface

This LSI has 2 wire serial interfaces. The LSI operates as a slave device. The address is fixed at "0011010".

### - Format

The followings are the protocol of the LSI.

Write (MSB first)

Start Condition (Set SDA level from "H" to "L" during SCL="H")

Slave Address (0011010) +W (0) (8bit)

Write Address (8bit)

Write Data (8bit)

. . .

Stop Condition (Set SDA level from "L" to "H" during SCL="H")

# Read (MSB first)

**Start Condition** 

Slave Address (0011010) +W (0) (8bit)

Read Address (8bit)

(Stop Condition) Start Condition

Slave Address (0011010) +R (1) (8bit)

Read Data (8bit)

The following shows the wave form of the LSI.

The yellow gridding shows that slave device drives the bus.

The symbol in the wave form means as following table.

Unit	Description		
W/R	0: It is Read Write 1		
Α	0: ACK(Acknowledge) 1: NAK(Not Acknowledge)		
A[7-0]	Address (8bit)		
D[7-0]	Data(8bit)		

Write




Figure 24

In case there is no Stop or Start condition after internal register is written (Above figure: Internal Write), the slave device becomes continuous write mode and the next received 8 bits of data will be written into the internal register addressed by incremented by two to the current address.




Figure 25

If the Master device returns ACK (acknowledge) after the 8 bit data transferred from the LSI becomes continuous read mode. The next received 8 bits of data will be read from the internal register addressed by incremented by two to the current address.

State transition about sound control

The following shows state transition about sound control. A change state is carried out by RECPLAY bit setup.





Figure 26

- (1) Sound Stop STATE (RECPLAY=0x0) Sound activity is stopped.
- (2) Rec STATE (RECPLAY =0x1)
  Recording is enabled through microphone.
- (3) Play STATE (RECPLAY =0x2) Playback is enabled from SAI.
- (4) Monitor STATE (RECPLAY =0x7)
  - Monitoring recording via microphone is enabled. ALC function is only effective in recording path. Only 2ch sound effects are available in Notch filter mode. In the time of transition Rec STATE to Monitor STATE, please set off the register bits of EQ2EN-EQ3EN.
- (5) Rec and Play STATE (RECPLAY =0x3)
  Playback is enabled from SAI with recording via microphone. ALC function is only effective in recording path.
  Only 2ch sound effects are available in Notch filter mode. In the time of transition Rec STATE to Monitor STATE, please set off the register bits of EQ2EN-EQ3EN.

Signal Flow

It uses signal flow Case1 or Case2 at the time of recording (analog microphone).

# Case1:



### Case2:




Figure 27

Name	Function	Related Register	Setting			
AMICVOL	Analog Microphone volume	Mic input volume control	Volume setting 9dB to +35.25dB			
HPF1	High path filter for record DC cut	DSP Filter Function Enable	HPF Enable/Disable			
HPF2	High pass Filter for Record	DSP Filter Function Enable	HPF Enable/Disable order setting			
		High Pass Filter2 Cut-off Control	Cut-off frequency setting			
		Sound Effect Mode	Sound Effect mode setting			
		DSP Filter Function Enable	Each filters Enable/Disable setting			
Filter	Notch filter is available	EQ Band N Gain Setting	Each filters gain setting			
		Programmable EQ Band N Coeffeicient-a0/1	Each sound effects characteristics setting			
DEOLDE	Low pass Filter for recording.	Rec Programmable LPF Setting	LPF Enable/Disable setting order setting			
RECLPF		Rec Programmable LPF Cutoff Coef	Cut-off frequency setting			
REC ALCVOL	ALC use:ALC controls volume ALC not use: It's available as Boost volume					
ALC	Auto Level Controller Function. ALC is processed to recording data	refer to application note				
Noise Gate	The purpose is for reducing a floor noise					
	Record Digital Attenuator.	Record Digital Attenuator Control	Record Digital Attenuator Control			
RECDATT	It's available fader function for reducing a Pop-noise when	Digital Volume Control Function Enable	Digital Volume Control Function Enable			
	changing volume.	Mixer & Volume Control	Mixer & Volume Control			
DVMUTE	Record Digital Volume Mute	Digital Volume Control Function Enable	Digital Volume Control Function Enable			

<sup>\*</sup> Please refer to the Sound Effect Mode register for Filter Block. When Filter Block is connected with the reproduction route, nothing is processed in the recording route.

# Signal flow at the time of the reproduction




Figure 28

Name	Function	Related Register	Setting	
LRMCON	Mixer of the Lch/Rch data input from SAI.	Mixer & Volume Control	Mixer setting	
Effect Vol	It is digital before the sound is processed Volume.	Playback Effect Volume	Volume setting -71.5dB to 0dB (0.5dBstep)	
P <sup>2</sup> Bass+	Block for P <sup>2</sup> Bass + processing.	P <sup>2</sup> Bass+ Enable P <sup>2</sup> Bass+ Parameter*	Setting of P <sup>2</sup> Bass+	
Filter	Notch filter is available	Sound Effect Mode DSP Filter Function Enable EQ Band N Gain Setting Programmable EQ Band N Coeffeicient-a0/1	Sound mode setting Enable/Disable of each filter Gain setting of each filter Characteristic setting of each filter and acoustic treatment	
PLAYLPF	It is programmable LPF for the reproduction.	Play Programmable LPF Setting  Play Programmable LPF Cutoff	Degree setting of LPF for Enable/Disable reproduction of LPF for reproduction Characteristic setting of LPF for	
		Coef	reproduction	
PLAY ALCVOL	Boost Volume. Please refer to the application note for the ALC function		for the ALC function.	
ALC	It is an auto level controller. ALC is processed to the reproduction data.	1		
	Digital Attenuator of the reproduction route.	Playback Digital Attenuator Control	Volume setting -71.5dB to 0dB (0.5dBstep)	
PLAYDATT	Fader can be used for the noise reduction at the Volume setting	Digital Volume Control Function Enable	Fader ON/OFF setting (Synchronize with DVMUTE.)	
	change.	Mixer & Volume Control	Setting at Fade time (Synchronize with DVMUTE.)	
DVMUTE	Reproduction route (PLAYDATT) is compulsorily put into the state of Mute. The value of PLAYDATT need not be changed.	Digital Volume Control Function Enable	MUTE ON/ Turning off setting	
SPVOL	The Analog Boost Volume of Speaker amplifier setting.	Speaker Amplifier Input Control	Volume setting 0dB/6dB/12dB/18dB	
	The Analog Volume of reproduction	Analog volume control	Volume setting -28dB to +18dB*At BTL	
AVOL	route setting. Fader can be used for the Pop-noise reduction at the Volume setting	Amplifier Volume Fader Control	Fader ON/OFF setting (Synchronize with AVMUTE.)	
	change.	Amplifier Volume Control Function Enable	Setting at Fade time (Synchronize with AVMUTE.)	
AVMUTE	Reproduction route (SPVOL) is compulsorily put into the state of Mute. The value of SPVOL need not be changed.	Amplifier Volume Control Function Enable	MUTE ON/OFF setting	
SPINSEL	It selects the input path to speaker amplifier.	Speaker Amplifier Input Control	Selection of speaker amplifier playback path	
HPINSEL	It selects the input path to headphone amplifier.	Headphone Amplifier Input Control	Selection of headphone amplifier playback path	


<sup>\*</sup> Please refer to Sound Effect Mode Register for Filter Block. When Filter Block is connected with the recording route, nothing is processed in the reproduction route.

Filter (5bands-Programmable IIR Filter)

A five bands equalizer features a second-order IIR type Band Pass Filter. Volume control of MUTE, -71.5dB to +12dB (0.5dB step) can be controlled at all paths.

Each channels of the filter can be selected parallel connection or serial connection

The followings are block diagrams at parallel connection and serial connection



The filter coefficient is programmable. From required center frequency and band width, Programmable Equalizer Coefficient-a0 Control Register and Programmable Notch Filter Coefficient-a1 Control Register value is decided. Followings are the setting formula.

a0 =  $(1 - \tan \pi f_b/f_s) / (1 + \tan \pi f_b/f_s)$ a1 =  $-2\cos 2\pi f_0/f_s / (1 + \tan \pi f_b/f_s)$ 

f0: Band center frequency [Hz] fb: -3dB band width [Hz] fs: Sampling frequency [Hz]

\* Actual setting value is an integral number that the result of above formula multiplied by 2<sup>14</sup> then round up numbers of five and above and round down anything under five to a integer.

DSP filtering function: ON / OFF

DSP Filter Function Enable register can set ON or OFF of each filter function. Please change this register when RECPLAY bit is 0x0. If this register is changed on playback or recording, the noise may be generated.

### ALC Auto Level Control

Please refer the application note "AutoLevelControlApplicationNote".

P<sup>2</sup>Bass+ (Perfect Pure Bass Plus) Please refer the application note.

# Soft clip limiter

Soft clip function is reduced power comsumption. If ALC cannot be responded to input waveform, soft clip function is reduced input waveform. In case of input waveform is overed threshold level, soft clip reduce output waveform.




Figure 31

Low Power Consumption Operation

When PCM data is inputted into LSI consecutive "0" is detected, it will disable the output amplifier automatically and perform low power consumption mode operation by stopping the internal clock. When data except "0" are inputted, it will automatically return to original movement.

When "0" is detected in both LCHRCH, this function is effective. When you use only LCH, please input "0" data into the RCH side. When you use only RCH, please input "0" data into the LCH side. This function is effective only at the time of the playback of the speaker amplifier. At the time of headphones amplifier playback and the recording, please set it to disable. In addition, set the enable function and "0" count level in Zero Detection Setting Register.




Figure 32

Change of the SP/HP playback

When it changes of Speaker Amplifier and Headphone Amplifier, it prepares for COEFSEL bit because it does not perform the re-setting of filter coefficients. A side register is used when COEFSEL bit is "0". B side register is used when COEFSEL bit is "1". The target registers are as follows. Please be careful in setting addresses.

A	A side register	B side register		Register
MAP	INDEX(R)	MAP	INDEX(R)	-
2	0x24/0x26/0x28	2	0x2a/0x2c/0x2e	P <sup>2</sup> BASS+ Parameter0/1/2
0	0x46	2	0x46	Play HPF2 Setting
0	0x4c/0x4e	2	0x4c/0x4e	Play Programmable HPF2L/H Coef
0	0x5c	2	0x5c	Sound Effect Mode
0	0x66	2	0x66	DSP Filter Function Enable
0	0x70	2	0x70	Playback Effect Volume Control
0	0x3e	2	0x73	Playback Digital Attenuator Control
0	0x74 to 0x7c	2	0x74 to 0x7c	EQ Band0/1/2/3/4 Gain Setting
0	0x80 to 0xa6	2	0x7e to 0xa4	Programmable Equalizer Band0/1/2/3/4 Coefficient-a0/a1 L/H

### Analog block

VMID is used as analog circuit reference voltage for both recording path and playback path. Therefore, both case for recording and playback, VMID need to do power up. At the power up, the wait time in proportion to the capacitor value is needed to charge external capacitor connected with VMID pin. If recording and playback start before completion of charge, it may generate noise. The following is a sequence of recommendation. Refer to the Analog Reference Power Management Register for the function of VMIDCON.

# VMID Power UP/DOWN Sequence (External capacitor 1uF)




Figure 33

### Playback Path

The LSI can be executed sound output from 4 paths bellow. The output can be selected by Speaker Amplifier Output Control Resister and Analog Reference Power Management Register.

Digital Input (SAI) → DAC → D-class Speaker Amplifier

 $\label{eq:definition} \mbox{Digital Input (SAI)} \rightarrow \mbox{DAC} \rightarrow \mbox{AB-class Speaker Amplifier}$ 

Digital Input (SAI) → DAC → Headphone Amplifier

Analog Microphone Input (MIN pin) → ADC → DAC → Headphone Amplifier

### <attention>

No guaranty of record path sound quality during speaker amplifier active.

### Speaker amplifier

The speaker amplifier of BU26154 can choose operation mode among one of D-class operation or the AB-class operation. It can prevent interference with FM radio influence by making AB-class operation.

It performs the change of the enable / disable setting of the speaker amplifier and the AB-class/D-class operation in Speaker Amplifier Power Management Register.

### Headphones amplifier

The headphones amplifier of BU26154 operates in a ground reference. Therefore the LSI can delete the condenser for the AC coupling to get outside. In addition, the LSI can suppress a POP noise when you want to suppress a POP noise by connecting the optional resistance of the chart below outside.




Figure 34

In addition, it is necessary to operate LDO for headphone amplifier when operating headphones amplifier. The power up of headphones amplifier and LDO for headphone set in Analog Reference Power Management Register. Please power up the headphones amplifier after 1mS waiting time for LDO for headphones. At the time of the power down, please power down HPVDD after the power down of the headphones amplifier.

HPVDD Power UP/DOWN Sequence




Figure 35

About HPCOM pin HPCOM pin is a signal ground pin of the headphones amplifier.

### Microphone amplifier

The microphone input can support two modes, a single-end and differential. When using it in single-end input, it writes "0" in the MINDIF bit of the MIC Interface Control register. When using differential input, it writes "1".

In the case of single-end input, it can input from MINP pin or MINN pin. Please set of the input pin in MIC Select Control Register.

### Microphone bias

The Case of using Microphone bias, it shows a recommended connection diagram. By all means, please connect a condenser (2.2uF at the minimum) to MBIASCAP outside pin. On this occasion, the LSI can improve noise characteristics by connecting the option resistance on the chart below (the optional resistance is up to  $50 \Omega$ ).




Figure 36

In addition, according to the capacity of the outside condenser, it is necessary to wait until microphone bias is stable. In waiting time of MICBIAS, please set the value of the MICTIME bit at the MIC Input Charging Time register.

Touch Screen Controller

SAR 12 bits ADC is integrated into this LSI and is available as 4 lines type touch screen controller.

There is the function of the X-axis, the position sensing of the Y-axis, the pen pressure detection and the pen interrupt detection.


It becomes independent to Codec and is controllable without minding timing. But the hard reset (reset signal input by RESETB pin) communizes it.

### Clock control


When enabled clock is to be used for touch screen controller, set TCLKEN bit of Clock Enable Register to "1". The touch screen controller function uses a built-in oscillator. Therefore it is not necessary to perform clock control listing in item clock control when using only the touch screen controller.

### Position sensing

This LSI is available for the position sensing of the touch screen. The twice measurement of the X-axis measurement, the Y-axis measurement is necessary for position sensing.



At the time of the X-axis plate measurement



At the time of the Y-axis plate measurement

Figure 37


### The Pen Pressure Detection


The measurement of touch pressure is carried out to measure the resistance between X plate and Y plate. It is calculable by two methods, from the location information by location determination, and the measurement result in touch pressure measurement mode.

In case of X-Position and Y-Position are known

Touch pressure resistance = X-plate resistance\*(X-position/4096)\*[(4096/Z1)-1] - Y-plate resistance\*[1-(Y-position/4096)] In case of X-Position is known

Touch pressure resistance = X-plate resistance\*(X-position/4096)\*[(Z2/Z1)-1]






At the time of Z2 point measurement

Figure 38


### The Pen Interrupt Detection

Touch detect function outputs the X-plate and Y-plate contact from IRQB pin. Please refer to Description of Registers for valid or invalid setup of Touch Detection. When X-plate and Y-plate do not contact, H level is outputted from IRQB pin by internal pull-up resister (typical 10kohm). When X-plate and Y-plate contact, L level is outputted from IRQB pin by touch plate resistance (about hundreds ohm). Please refer to Description of Registers for IRQB output selection. Touch Detect schematic diagram is shown below.



Interrupt detect circuit Figure 39

IRQB pin outputs "L" during RESETB "L"(RESET state) period. During this period, please mask interrupt.



Interrupt timing Figure 40

About Touch Panel Interface at Interrupt Wait

Touch panel interface can switch to low power consumption by stopping the operation of unnecessary circuits at interrupt wait.

Setting of touch panel interface at interrupt wait

0x2d = 0x00, // Thermal detect circuit Disable

0x1d = 0x02, // MAPCON=2

0x05 = 0x22, // Level shifter for headphone OFF

0x13 = 0x00, // Reference current circuit for audio system OFF

0x1d = 0x00, // MAPCON=0

0x0d = 0x80, // Touch panel interface oscillation circuit Enable

0x1d = 0x01, // MAPCON=1

0x61 = 0x38, // Touch panel interface interrupt circuit Enable

0x1d = 0x00, // MAPCON=0

0x0d = 0x00, // Touch panel interface oscillation circuit Disable

This state is interrupt wait mode. Please use a touch panel interface after interrupt, setting enable oscillation circuit.

Please, set circuit from Disable to Enable in circuit when using of audio system function

Setting at using of audio system function

0x2d = 0x01, // Thermal detect circuit Enable

0x1d = 0x02, // MAPCON=2

0x05 = 0x26, // Level shifter for headphone ON


0x13 = 0x01, // Reference current circuit for audio system ON

0x1d = 0x00, // MAPCON=0


### Operating Mode

### Normal operating mode

It becomes Normal operating mode by setting Touch ADC Control registerTCHA2=0x1. Next AD conversion starts by reading register value of ADCR1 register (8Bit mode) or ADCR2 register (12Bit mode), at Normal operating mode.





AD conversion starts by rising edge of CSB at using SPI. 12Bit timing mode chart is listed below. 8Bit mode start timing is similar it.




### Auto Operation Mode

When TCHA2 bit of Touch ADC Control register is set to "0", BU26154MUV is set to Auto Operation Mode. When is to set in Auto Mode Operation, BU 26154 MUV is Interrupt mode by reading to ADCR2 register in 12 bit mode and BU 26154 MUV is Interrupt mode by reading to ADCR1 register in 8 bit mode.





8Bit Auto Mode I2C Timing



# **Register function explanation**

Register map

Note: "-" indicates a reserved bit. They return "0" for read. Write "0" to the bit every time. If "1" is written to this bit, the operations cannot be guaranteed.

Don't write data to empty INDEX or register bit to guarantee normal operation.

A function with (\*)bit doesn't need internal clock to change state.

The following registers are accessible at the time of MAPCON=0x0 of the Register Map Control register (0x1c/0x1d).

R	Note	Register Name	b00	b01	b02	b03	b04	b05	b06	b07	DEX	INI
DACE	11010	. togiotor rtanno	200		502	500	501	500	500			
Drive		Sampling		R	S		_			, ,		
Doc   Doc		Rate Setting	0			0	-	-	-	-		
Dick		Clock Enable									0x0d	0x0c
0x10		21.1.2	0	_	0						0.01	
DATE		·			0						UXUf	0x0e
0x12	+										0v11	0x10
		Software Neset									OXII	OXIO
Ox16	+	Record/Playback		RECPLAY		-	-	-	-	-	0x13	0x12
Note		Running Control	0	0	0	-	-	-	-	-		
Ox1c		Mic Input Charging			ГІМЕ	MC			-	-	0x15	0x14
					0	0		0	-	-		
0x20		-									0x1d	0x1c
0	+										004	000
0x22											0X21	0X20
Digital Attenuator Control   Digital Attenu	+	_			U						0×23	0×22
DACE					_						0,23	0,22
Ox26	+	·									0x25	0x24
DX26							-					
0x2c         0x2d         -         -         -         -         -         Thermal Shutdown           0x2e         0x2f         -         -         -         -         -         1         Control           0x30         0x31         -         -         -         -         -         0         -         Power Management           0x30         0x31         -         -         -         -         -         0         0         Ower Management           0x3a         0x3b         -         -         -         -         0         0         Owatage Control           0x3e         0x3f         -         -         -         0         1         0         Control           0x46         0x47         -         -         0         1		_	AVLEN			COEFSEL	AVREN	-	-	SPMDSEL	0x27	0x26
Control   Covered   Cove		Management	0	0	11	0	0	-	-	0		
Display					-	-		-			0x2d	0x2c
Ox30	↓											
0x30	note1										0x2f	0x2e
0x3a	+										004	000
0x3a											UX31	0x30
0.39	+		U	U							0x3h	0x3a
0x3e			0	1		1	0	-	-		OXOD	OXOG
0x46	1										0x3f	0x3e
Ox48		•	1	1	1	1	1	1	1	1		
0x48		Play HPF2	PLHPF2EN	PLHPF2OD		PLHPF2CUT		HPF2CSEL	-	-	0x47	0x46
Control   Cont			0		0	0			-	-		
0.84a		•									0x49	0x48
0 0 0 0   Fader Control	+		0		-							
0x4c         0x4d         PHPF2COL         Play Programable HPF2 CoefL           0x4e         0x4f         -         -         PHPF2COH         Play Programable HPF2 CoefL           0x4e         0x4f         -         -         PHPF2COH         Play Programable HPF2 CoefL           0x5e         0x5e         0         0         0         0         0         0           0x5e         0x5e         -         -         0		·		<b>.</b>							0x4b	0x4a
0	+		0	U	0			-	-		0v4d	0×40
0x4e         0x4f         -         -         PHPF2COH         Play Programable HPF2           0x58         0x59         -         -         OSRSEL         -         -         -         -         DAC Clock Setting           0x5a         0x5b         MINVOL         -         -         -         -         -         -         DAC Clock Setting           0x5a         0x5b         MINVOL         -         -         -         -         -         -         -         -         -         -         -         -         Mix Interface         -         Control         -         -         -         -         -         -         -         Control         -			0	n	n			n	n	0	UX4u	0.40
0	+		0	U			U				0x4f	0x4e
Ox5a			0	0			0	0	0	0	0	0,1.0
0x5a         0x5b         MINVOL         -         -         -         MINDIF         -         Mic Interface           0x5c         0x5d         SEMODE[7]         -         -         -         -         0         -         Control           0x60         0x61         PCMF024         FMTO         MSBO         ISSCKO         AFOO         DLYO         WSLO         SAI Transmitter           0x62         0x63         PCMF124         FMTI         MSBI         ISSCKI         AFOI         DLYI         WSLI         SAI Receiver           0x64         0x65         -         -         -         -         -         -         -         -         SAI Mode           0x66         0x67         HPF2OD         EQ4EN         EQ3EN         EQ1EN         EQ0EN         HPF2EN         HPF1EN         DSP Filter Function           0x68         0x69         -         -         -         -         DVMUTE         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         Ox6d         RDVOL         Record		DAC Clock Setting	-	-	-	-	RSEL	OSF	-	-	0x59	0x58
1   0   0   -			-	-	ı	ı	0	0	-	-		
0x5c         0x5d         SEMODE[7]         -         -         -         -         SEMODE[2:0]         Sound Effect Mode           0x60         0x61         PCMF024         FMTO         MSBO         ISSCKO         AFOO         DLYO         WSLO         SAI Transmitter           0x62         0x63         PCMFI24         FMTI         MSBI         ISSCKI         AFOI         DLYI         WSLI         SAI Receiver           0x64         0x65         -         -         -         -         BSWP         -         -         -         MST         SAI Mode           0x66         0x67         HPF2OD         EQ4EN         EQ3EN         EQ1EN         EQ0EN         HPF2EN         HPF1EN         DSP Filter Function           0x68         0x69         -         -         -         -         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         RDVOL         Record			-	MINDIF	-	-	-		MINVOL		0x5b	0x5a
0x60         0x61         PCMF024         FMTO         MSBO         ISSCKO         AFOO         DLYO         WSLO         SAI Transmitter           0x62         0x63         PCMFI24         FMTI         MSBI         ISSCKI         AFOI         DLYI         WSLI         SAI Receiver           0x64         0x65         -         -         -         -         -         -         MST         SAI Mode           0x66         0x67         HPF20D         EQ4EN         EQ3EN         EQ1EN         EQ0EN         HPF2EN         HPF1EN         DSP Filter Function           0x68         0x69         -         -         -         -         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         RDVOL         Record         Record	↓											
0x60         0x61         PCMF024         FMTO         MSBO         ISSCKO         AFOO         DLYO         WSLO         SAI Transmitter           0x62         0x63         PCMFI24         FMTI         MSBI         ISSCKI         AFOI         DLYI         WSLI         SAI Receiver           1         1         0         0         0         0         0         0         0         Control           0x64         0x65         -         -         -         -         BSWP         -         -         -         MST         SAI Mode           0x66         0x67         HPF2OD         EQ4EN         EQ3EN         EQ1EN         EQ0EN         HPF2EN         HPF1EN         DSP Filter Function           0x68         0x69         -         -         -         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         RDVOL         Record		Sound Effect Mode									0x5d	0x5c
1	+	CALT '''									0.04	0::00
0x62         0x63         PCMFI24         FMTI         MSBI         ISSCKI         AFOI         DLYI         WSLI         SAI Receiver Control           0x64         0x65         -         -         -         -         -         -         -         MST         SAI Mode select           0x66         0x67         HPF2DD         EQ4EN         EQ3EN         EQ1EN         EQ0EN         HPF2EN         HPF1EN         DSP Filter Function           0         0         0         0         0         0         0         0         1         Enable           0x68         0x69         -         -         -         -         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         RDVOL         Record											UX61	UX60
1   1   0   0   0   0   0   0   0   0	+-										0x63	0x62
0x64         0x65         -         -         -         BSWP         -         -         -         MST         SAI Mode select           0x66         0x67         HPF2OD         EQ4EN         EQ3EN         EQ1EN         EQ0EN         HPF2EN         HPF1EN         DSP Filter Function           0         0         0         0         0         0         0         1         Enable           0x68         0x69         -         -         -         -         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         RDVOL         Record											0,00	3702
Description	1										0x65	0x64
0         0         0         0         0         0         1         Enable           0x68         0x69         -         -         -         DVMUTE         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0         0         0         0         0         0         0           0x6c         0x6d         RDVOL         Record				-	-	-		-	-	-		
0x68         0x69         -         -         -         DVMUTE         DVFADE         -         RALCEN         PALCEN         Digital Volume Control           0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0         0         0         0         0         0         0           0x6c         0x6d         RDVOL         Record		DSP Filter Function	HPF1EN	HPF2EN	EQ0EN	EQ1EN	EQ2EN	EQ3EN	EQ4EN	HPF2OD	0x67	0x66
0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0x6c         0x6d         RDVOL         Record		Enable	·	0	0	0	0	0	0	0		
0x6a         0x6b         DVFCON         RMCON         LMCON         Mixer & Volume           0         0         0         0         0         0         0         Control           0x6c         0x6d         RDVOL         Record		_									0x69	0x68
0         0         0         0         0         0         0         0         0         Control           0x6c         0x6d         RDVOL         Record	+						0			-	0.5	
0x6c         0x6d         RDVOL         Record									·		Ux6b	0x6a
	+		U	U	U			U	Ü	U	Uved	0,60
I I I I I I I I I I I I I I I I I I I	1		1	1	1			1	1	1	UXOU	UXOC
0x70 0x71 Effect VOL Playback	+		ı	'	ı		-	'		ı	0x71	0x70
1 1 1 1 1 1 1 Effect Volume Control		•	1	1	1			1	1	1	0,11	32,10
0x72	note1	2552 15.01110 0011007	'	· ·	· ·		'	'			0x73	0x72
- 0 1 0 0 0 0 Record ALC Volume Control		Record ALC Volume Control	0	0	0		0	1	0	-		
0x74 0x75 EQGAIN0 EQ Band0						AIN0	EQG				0x75	0x74
1 1 1 0 0 1 1 1 Gain Setting		Gain Setting	1	1	1	0	0	1	1	1		

Downloaded from: http://www.datasheetcatalog.com/

	DEX	b07	b06	b05	b04	b03	b02	b01	b00	Register Name	Note
R	W	(Initial)			500	A ** 1.4					
0x76	0x77					AIN1	1 .	1 .		EQ Band1	
0x78	0x79	1	1	1	0	0 AIN2	1	1	1	Gain Setting	
0.276	0279	1	1	1	0	0	1	1 1	1	EQ Band2 Gain Setting	
0x7a	0x7b	ı	'	. '		AIN3	<u> </u>	'	'	EQ Band3	
OX7 a	OATB	1	1	1	0	0	1	1	1	Gain Setting	
0x7c	0x7d		<u>'</u>			AIN4				EQ Band4	
OX. C	o, u	1	1	1	0	0	1	1 1	1	Gain Setting	
0x7e	0x7f	-	-	-	-	_		HPF2CUT		High Pass Filter2	
		-	-	-	-	-	0	0	0	Cut-off Control	
0x80	0x81			•	EQC	A0L	•			Programable Equalizer Band0	
		0	0	0	0	0	0	0	0	Coefficient-a0 (L)	
0x82	0x83				EQC	A0H				Programable Equalizer Band0	
		0	0	0	0	0	0	0	0	Coefficient-a0 (H)	
0x84	0x85				EQC	A1L				Programable Equalizer Band0	
		0	0	0	0	0	0	0	0	Coefficient-a1 (L)	
0x86	0x87					A1H	1			Programable Equalizer Band0	
		0	0	0	0	0	0	0	0	Coefficient-a1 (H)	
0x88	0x89		_			A0L			_	Programable Equalizer Band1	
		0	0	0	0	0	0	0	0	Coefficient-a0 (L)	ļ
0x8a	0x8b					A0H		1 .		Programable Equalizer Band1	
00	00	0	0	0	0	0	0	0	0	Coefficient-a0 (H)	1
0x8c	0x8d	_	_			A1L			_	Programable Equalizer Band1	
0x8e	0x8f	0	0	0	0 FO1	0 A1H	0	0	0	Coefficient-a1 (L) Programable Equalizer Band1	
uxoe	UXOI	0	0	0	0	0	0	0	0	Coefficient-a1 (H)	
0x90	0x91	U	U	U		2A0L	U	U	U	Programable Equalizer Band2	
UX9U	0.001	0	0	0	0	0	0	0	0	Coefficient-a0 (L)	
0x92	0x93	U	U	U		A0H	l 0	U	U	Programable Equalizer Band2	
0.02	0,33	0	0	0	0	0	0	0	0	Coefficient-a0 (H)	
0x94	0x95		U			A1L		Ŭ	U	Programable Equalizer Band2	
		0	0	0	0	0	0	0	0	Coefficient-a1 (L)	
0x96	0x97			,		A1H				Programable Equalizer Band2	
		0	0	0	0	0	0	0	0	Coefficient-a1 (H)	
0x98	0x99		•		EQ3	BA0L	•		•	Programable Equalizer Band3	
		0	0	0	0	0	0	0	0	Coefficient-a0 (L)	
0x9a	0x9b				EQ3	A0H				Programable Equalizer Band3	
		0	0	0	0	0	0	0	0	Coefficient-a0 (H)	
0x9c	0x9d				EQ3	BA1L	,			Programable Equalizer Band3	
		0	0	0	0	0	0	0	0	Coefficient-a1 (L)	
0x9e	0x9f			·		A1H	i .	,		Programable Equalizer Band3	
		0	0	0	0	0	0	0	0	Coefficient-a1 (H)	
0xa0	0xa1	_				A0L			_	Programable Equalizer Band4	
0 0	0 0	0	0	0	0	0	0	0	0	Coefficient-a0 (L)	
0xa2	0xa3	•	_			A0H	_	_ ^	^	Programable Equalizer Band4	
Ove 4	0xa5	0	0	0	0 FO/	A1L	0	0	0	Coefficient-a0 (H) Programable Equalizer Band4	
0xa4	UNAS	0	0	0	0	0	0	0	0	Coefficient-a1 (L)	
0xa6	0xa7	U	ı u	U		A1H	U	J 0	U	Programable Equalizer Band4	
OVAC	JAA1	0	0	0	0	0	0	0	0	Coefficient-a1 (H)	
0xb2	0xb3	-	-	-	-	_ Ŭ		.CATK		Record ALC	note1
J	5,,50	_	_	-	_	0	0	1	0	Attack Time Control	
0xb4	0xb5	-	_	-	_			.CDCY		Record ALC	note1
		-	_	-	-	0	0	1	1	Decay Time Control	
0xb8	0xb9		-	-			RALCLVL		•	Record ALC	note1
		-	_	-	1	0	1	1	1	Target Level Control	
0xba	0xbb	-	-	-	-	-		RALCMINGAI	N	Record ALC	note1
		-	-	-	-	-	0	0	0	Min Gain Control	<u></u>
0xbc	0xbd	RSATEN			F	RSATMINGAI	N			Record ALC	
		0	0	1	0	0	0	1	0	Satulation Detect Control	
0xbe	0xbf	_	_	-	-	-	-	RALC	ZCTM	Record ALC Zero Cross	note1
			-	-	-	-	-	0	0	Time Out Control	
0xc0	0xc1		-	-	-		PAL	.CATK		Playback ALC	note1
		-	-	-	-	0	1	0	0	Attack Time Control	
0xc2	0xc3	-	-	-	-			CDCY		Playback ALC	note1
1	ı	-	-	-	-	0	1	0	1	Decay Time Control	I

Downloaded from: http://www.datasheetcatalog.com/

INI	DEX	b07	b06	b05	b04	b03	b02	b01	b00	Register Name	Note
R	W	(Initial)									
0xc4	0xc5	-	-	-			PALCLVL			Playback ALC	note1
		-	1	-	1	1	0	1	1	Target Level Control	
0xc6	0xc7	-	-	-	-	-	F	PALCMINGAI	N	Playback ALC	note1
		-	ı	-	ı	-	0	0	0	Min Gain Control	
0xc8	0xc9	-				PALCVOL				Playback ALC	note1
		-	0	1	0	0	0	0	0	Volume Control	
0xca	0xcb	-	-	-	-	-	-	PALC	ZCTM	Playback ALC ZeroCross	note1
		-	-	-	-	-	-	0	0	TimeOut	
0xcc	0xcd		RALC	FRTH		RALCFREN	-	RALC	FRSP	ALC	note1
		0	0	0	1	0	ı	0	1	Fast Release Setting	
0xce	0xcf		PALC	FRTH		PALCFREN	-	PALC	FRSP	Playback Limiter	note1
		0	0	0	1	0	-	0	1	Fast Release Setting	
0xdc	0xdd		ZDT	IME		-	-	-	ZDEN	Zero Detection	
		0	0	0	0	-	-	-	0	Setting	
0xe8	0xe9	-	-	-	-	-	-	MIN2EN	MIN1EN	MIC select	
		-	-	_	_	-	_	0	1	Control	

The following registers are accessible at the time of MAPCON=0x1 of the Register Map Control register (0x1c/0x1d).

		ing registe	ers are ac	cessible a	t the time	of MAPCO	DN=0x1 of	the Regis	ter Map C	ontrol register (0x1c/0x1d	l).
INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00	Register Name	Note
R	W	(Initial)									
0x02	0x03	-	-	-	-	-		FPLLM		FPLL M setting	
		-	-	-	-	-	0	0	0		
0x04	0x05				FPL	LNL				FPLL N Setting(L)	
		0	0	0	0	0	0	0	0		
0x06	0x07	-	-	-	-	_	_	-	FPLLNH	FPLL N Setting(H)	
		-	-	-	-	-	-	-	0		
0x08	0x09	-	-	-			FPLLD			FPLL D Setting	
		-	-	_	0	0	0	0	0		
0x0a	0x0b		1	T		LFL		1		FPLL F Setting(L)	
		0	0	0	0	0	0	0	0		
0x0c	0x0d					LFH .				FPLL F Setting(H)	
0.0	0.01	0	0	0	0	0 LFDL	0	0	0	5011 5 5 6 111 (1)	
0x0e	0x0f	0	_					_	0	FPLL F_D Setting(L)	
010	011	0	0	0	0	0	0	0	0	EDIT E D O (11)	
0x10	0x11	0	0	1 0		LFDH		0	0	FPLL F_D Setting(H)	
010	010	0	0	0 –	0	0	0	0	0	EDIT V	
0x12	0x13	-	-		-			LLV	0	FPLL V setting	
0.41-	0.44	-		-	-	0 -	0	0 MAE	0 CON	Do minte mMAD	
0x1c	0x1d	-	-	_	-	_	_			RegisterMAP	
0x20	0x21	_	_	_	_	_	_	0 –	0 SCEN	Control	1
UXZU	UXZI	_	_	_	_	_	_	_		Soft Clip Enable	
0x22	0x23					SCTHRH		_	0	Soft Clip Threshold H	+
UXZZ	UX23	_	0	0	0		0	0	0	Soft Clip Threshold H	
0x24	0x25		0	0	0 SCT	0 HRM	0	0	0	Soft Clip Threshold M	+
UX24	UXZO	0	0	0	0	0	0	0	0	Soit Oilp Threshold M	
0x26	0x27	U	U	U		I U THRL	U	U	U	C-f- Olio Thomas and I	
UX26	UXZI	0	0	0	0	0	0	0	0	Soft Clip Threshold L	
0.720	0x29	-	-	-	-	-	U	SCGAIN	U	Soft Clip Gain	
0x28	0x29	_	_		_	_	0	0	1	Soft Glip Gain	
0,460	0x61	TCHSEN	TCHA2	TCHA1	TCHA0		TCHRSEL	TCHMODE	1	Touch ADC Control	
0x60	UXUT	0	1 1 1	1	1 1	1	0	0		Touch ADC Control	
0x62	0x63	0	ı	<u> </u>		CR1	U	U	_	Touch ADC result1	
0.002	0,000	0	0	0	0 40	0	0	0	0	Touch ADC result	
0x64	0x65	U		CR2	U	-	-	-	-	Touch ADC result2	
0.04	0,000	0	0	0	0	_	_	_	_	Touch ADO resultz	
0x82	0x83	-	-	HPRIN2EN	HPRIN1EN	_	_	-	HPLIN1EN	Headphone input	
0.02	0,000	_	_	0	0	_	_	_	0	Select Control	
0x84	0x85	_	_	-	-	SPIN2EN	SPIN1EN		VOL	SPAMP input Control	
UXU-	0,00	_	_	_	_	0	0	0	0	Si Aim input Control	
0xa0	0xa1	_	_	_	-	-	-	PLPFOD	PLPFEN	Play Programable LPF	
OXUO	OAGI	-	_	-	-	_	-	0	0	Setting	
0xa2	0xa3			<u>l</u>		FC0L	<u>.                                    </u>	Ů	ŭ	Play Programable LPF	
OAGE	OAGO	0	0	0	0	0	0	0	0	Coef (L)	
0xa4	0xa5	Ū				FC0H		·	ŭ	Play Programable LPF	
		0	0	0	0	0	0	0	0	Coef (H)	
0xa6	0xa7	-	-	-	-	-	-	RLPFOD	RLPFEN	Rec Programable LPF	
		-	_	_	_	_	_	0	0	Setting	
0xa8	0xa9			1	RLP	FC0L				Rec Programable LPF	1
		0	0	0	0	0	0	0	0	Coef (L)	
0xaa	0xab	-				FC0H				Rec Programable LPF	1
		0	0	0	0	0	0	0	0	Coef (H)	
0xda	0xdb	-	-	-	-	-	-	-	NGEN	Noise Gate Setting	note1
		-	-	-	-	-	-	-	0		
0xde	0xdf		•	•	NGMI	NGAIN	•	•		Noise Gate	note1
		1	1	0	1	0	0	1	1	Minimum Gain	
0xe0	0xe1	-	-		-		TH			Noise Gate	note1
		-	-	0	1	0	0	1	0	Threshold	
0xe2	0xe3	-	-	-	-	-		NGTHHYS		Noise Gate	note1
		-	-	-	-	-	0	1	0	Threshold Hysteresis	
0xe4	0xe5	-				NGSLOPE				Noise Gate	note1
<u></u>		1	0	0	1	0	1	0	0	Slope	<u> </u>
0xe6	0xe7	-	-	-	-	-	-	NGGA	NSTEP	Noise Gate	note1
		-	-	-	-	-	-	1	0	Gain Step	
0xe8	0xe9	-		NGENVAVE		-		NGZTIM		Noise Gate	note1
Ī		-	0	0	1	-	0	0	0	Time Setting	

INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00	Register Name	Note
R	W	(Initial)									
0xea	0xeb		NGF	TUOC			NGF	DIN		Noise Gate	note1
		0	0	0	1	0	1	0	1	Fade Control	
0xec	0xed				NGENVM	10NL[7:0]				Noise Gate	note1
		0	0	0	0	0	0	0	0	Envelope Monitor Lch(L)	
0xee	0xef				NGENVM	ONL[15:8]				Noise Gate	note1
		0	0	0	0	0	0	0	0	Envelope Monitor Lch(H)	
0xf0	0xf1	-		<del>-</del>	NGENVM	ONR[7:0]	-		<del>-</del>	Noise Gate	note1
		0	0	0	0	0	0	0	0	Envelope Monitor Rch(L)	
0xf2	0xf3				NGENVM	ONR[15:8]				Noise Gate	note1
		0	0	0	0	0	0	0	0	Envelope Monitor Rch(H)	
0xf4	0xf5				NGGA	INMON				Noise Gate	note1
		0	0	0	0	0	0	0	0	Gain Monitor	

The following registers are accessible at the time of MAPCON=0x2 of the Register Map Control register (0x1c/0x1d).

										Control register (0x1c/0x1	
INE R	DEX W	b07 (Initial)	b06	b05	b04	b03	b02	b01	b00	Register Name	Note
0x00	0x01	(Initial) –	-	-	-	_	_	_	EXMODE	PLL External Components	
0,000	0.001	_	_	_	_	_	_	_	1	Setting Register	
0x04	0x05	-	_	-	-	-	HPLSEN	-	-	Audio Analog	
		-	-	1	-	-	1	1	-	Control2	
0x12	0x13	-	-	-	-	-	-	-	AREFI1EN	Audio Analog	
		-	-	-	-	-	-	-	1	Contrl1	
0x1c	0x1d	_	-	-	_	-	-		CON	RegisterMAP	
		-	-	-	-	-	-	0	0	Control	
0x24	0x25	0	0 0	.PF1A	0	0		IPF1A 0	0	P2 Bass+ Parameter0A	
0x26	0x27	-		0 P2BGAINBS		0	0 P2BI	PF2A	0	P2 Bass+ Parameter1A	+
0,20	UNZI	_	0	0	0	0	0	0	0	1 2 bass. Talameter 17	
0x28	0x29			AINEVA				AINODA		P2 Bass+ Parameter2A	
		0	0	0	0	0	0	0	0		
0x2a	0x2b		P2BL	.PF1B			P2BH	IPF1B		P2 Bass+ Parameter0B	
		0	0	0	0	0	0	0	0		
0x2c	0x2d	-		P2BGAINBS				.PF2B		P2 Bass+ Parameter1B	
0.0	0.01	-	0	0 NNEVB	0	0	0	0	0		
0x2e	0x2f				0	0		AINODB	0	P2 Bass+ Parameter2B	
0x04	0x05	0 -	0 -	<u> </u>	0	0 –	0 HPLSEN	0 -	0 -	A. dia Aaalaa	
0304	0,05	_	_	1	_	_	HPLSEN 1	1	_	Audio Analog Control2	
0x12	0x13	-	_	-	-	_	-	-	AREFI1EN	Audio Analog	<del>                                     </del>
	]	_	-	_	-	-	-	-	1	Contrl1	
0x1c	0x1d	-	-	-	-	-	-	MAP	CON	RegisterMAP	
		-	-	-	-	-	-	0	0	Control	
0x46	0x47	-	-	HPF2CSELB	F	PLHPF2CUTI	В	PLHPF20DB	PLHPF2ENB	Play HPF2B	
		-	-	0	0	0	0	0	0		<u> </u>
0x4c	0x4d					2C0LB				Play Programable HPF2	
0.4	0.46	0 -	<u> </u>	0	0	0	0	0	0	CoefL B	
0x4e	0x4f	0	0	0	0	0 0	2C0HB	0	0	Play Programable HPF2	
0x5c	0x5d	SEMODE[7]	_	-	-	-	0	SEMODE[2:0]		CoefH B Sound Effect Mode B	<del>                                     </del>
UNGC	UXSU	0	_	_	_	_	0	0	0	Sound Effect Mode B	
0x66	0x67	HPF2ODB	EQ4ENB	EQ3ENB	EQ2ENB	EQ1ENB	EQ0ENB	HPF2ENB	HPF1ENB	Filter Func	1
		0	0	0	0	0	0	0	1	Enable B	
0x70	0x71				Effect	VOLB				Playback	
		1	1	1	1	1	1	1	1	Effect Volume Control B	
0x72	0x73				PDA	TTB				Playback	
		1	1	1	1	1	1	1	1	Digital Attenuator Control B	<u> </u>
0x74	0x75					AIN0B				EQ gain	
070	0.477	1	1	1	0	0 AIN1B	1	1	1	Band0 B	
0x76	0x77	1	1	1	0	0	1	1	1	EQ gain Band1 B	
0x78	0x79	'		'		AIN2B	'	·	'	EQ gain	
OXIO	OXIO	1	1	1	0	0	1	1	1	Band2 B	
0x7a	0x7b	'		· ·		AIN3B	<u>'</u>			EQ gain	
		1	1	1	0	0	1	1	1	Band3 B	
0x7c	0x7d			•	EQG	NAIN4B	•	*		EQ gain	
		1	1	1	0	0	1	1	1	Band4 B	
0x7e	0x7f				r	A0LB		·		EQ Band0	
0.00	0.01	0	0	0	0	0	0	0	0	Coef0L B	<del></del>
0x80	0x81	<u> </u>	^	_		A0HB	_		^	EQ Band0	
0x82	0x83	0	0	0	0 F00	0 A1LB	0	0	0	Coef0H B EQ Band0	+
0.02	0,03	0	0	0	0	0	0	0	0	Coef1L B	
0x84	0x85			· ·		A1HB		<u> </u>	U	EQ Band0	<del>                                     </del>
001	2,,00	0	0	0	0	0	0	0	0	Coef1H B	
0x86	0x87		•	•		A0LB	•			EQ Band1	1
	<u> </u>	0	0	0	0	0	0	0	0	Coef0L B	<u>L</u>
0x88	0x89				EQ1/	A0HB				EQ Band1	
		0	0	0	0	0	0	0	0	Coef0H B	
0x8a	0x8b	<u> </u>	_			A1LB				EQ Band1	
		0	0	0	0	0	0	0	0	Coef1L B	<b></b>
0x8c	0x8d	<u> </u>	_			A1HB				EQ Band1	
00-	005	0	0	0	0	0	0	0	0	Coef1H B	<del>                                     </del>
0x8e	0x8f		0	0		A0LB	0	0	0	EQ Band2	
0x90	0x91	0	U	0	0 FQ2/	0 AOHB	U	U	0	Coef0L B EQ Band2	+
0,30	0,91	0	0	0	0	0	0	0	0	Coef0H B	
0x92	0x93					A1LB	<u> </u>		, ,	EQ Band2	<b>†</b>
		0	0	0	0	0	0	0	0	Coef1L B	
0x94	0x95				EQ2/	A1HB				EQ Band2	
		0	0	0	0	0	0	0	0	Coef1H B	<u> </u>
0x96	0x97					A0LB				EQ Band3	
	<u> </u>	0	0	0	0	0	0	0	0	Coef0L B	<b>↓</b>

INI	DEX	b07	b06	b05	b04	b03	b02	b01	b00	Register Name	Note
R	W	(Initial)									
0x98	0x99				EQ3	A0HB				EQ Band3	
		0	0	0	0	0	0	0	0	Coef0H B	
0x9a	0x9b				EQ3	A1LB				EQ Band3	
		0	0	0	0	0	0	0	0	Coef1L B	
0x9c	0x9d				EQ3	A1HB				EQ Band3	
		0	0	0	0	0	0	0	0	Coef1H B	
0x9e	0x9f				EQ4	A0LB				EQ Band4	
		0	0	0	0	0	0	0	0	Coef0L B	
0xa0	0xa1				EQ4	A0HB				EQ Band4	
		0	0	0	0	0	0	0	0	Coef0H B	
0xa2	0xa3				EQ4	A1LB				EQ Band4	
		0	0	0	0	0	0	0	0	Coef1L B	
0xa4	0xa5				EQ4	A1HB				EQ Band4	
		0	0	0	0	0	0	0	0	Coef1H B	

Register details explanation

Note: "-" indicates a reserved bit. They return "0" for read. Write "0" to the bit every time. If "1" is written to this bit, the operations cannot be guaranteed.

Don't write data to empty INDEX or register bit to guarantee normal operation.

A function with (\*)bit doesn't need internal clock to change state.

### Sampling Rate Setting Register

MAPCON	INE	EX.	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x00	0x01	-	-	-	-		S	R	
			-	-	_	-	0	0	0	0

This register sets the sampling rate of the recording/playback. Please perform the change of this register level in RECPLAY=0x0) at a recording/playback stop.

### SR [3:0]

Setting	Explanation
0x0	8kHz
0x1	11.025 kHz
0x2	12kHz
0x3	16kHz
0x4	22.05 kHz
0x5	24kHz
0x6	32kHz
0x7	44.1 kHz
0x8	48kHz

# Clock Enable Register

MAPCON	INE	)EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x0c	0x0d	TCLKEN	-	-	-	-	PLLOE	PLLEN	MCLKEN
			0	1	1	-	-	0	0	0

This register is a register to control the operation of the clock.

### **MCLKEN**

This bit sets permission / stop of the input of the MCLKI terminal. The input logic of the MCLKI terminal becomes invalid at the time of the stop and clock is not transmitted to the LSI inside.

Setting	Explanation
0	MCLKI terminal input stop
	A clock stops at the input first grade of the terminal
1	MCLKI terminal input permission

### **PLLEN**

This bit sets movement / stop of PLL.

This bit sets n	This bit sets movement / stop of PLL.								
Setting	Explanation								
0	PLL stop								
1	PLL movement								

After setting the PLL Setting register, please set PLLEN bit to "1".

### **PLLOE**

This bit is to set the status of PLL output. Set this bit to "1" after PLL operation has stabilized. Also, this bit must be set to "1" if PLL is not used, otherwise internal clock cannot be provided.

Setting	E	xplanation
0	The PLL output is put under ban	
1	PLL output permission	

### **TCLKEN**

This bit sets the clock for the touch panel interface circuit.

וווס טונ סכנס נוונ	This bit sets the clock for the toden paner interface circuit.									
TCLKEN Explanation										
0	Disable clock for the touch panel interface.									
1	Enable clock for the touch panel interface.									

Clock Input / Output Control Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x0e	0x0f	-	-	-	PLL	ISEL		CLKSEL	
			-	-	-	0	0	0	0	0

This register is to select internal clock. It is to use or not use and to create MCLKI input or internal clock divided PLL.

# CLKSEL[2:0]

Choose a clock to be use

Setting	Explanation
0x0	Using PLL lets you output 256fs clock from PLL.
UXU	The PLL output is just used inside this LSI.
0x2	Using PLL lets you output 512fs clock from PLL.
UXZ	The clock that is divided by 1/2 the PLL output is used inside this LSI.
0x3	Using PLL lets you output 1024fs clock from PLL
UXS	The clock that is divided by 1/4 the PLL output is used inside this LSI.
0x4	Input 256fs clock to MCLKI terminal and PLL is not used.
UX <del>4</del>	MCLKI terminal input is just used in this LSI.
0x6	Input 512fs clock to MCLKI terminal and PLL is not used.
0.00	The clock that is divided by ½ the MCLKI terminal input is used inside this LSI.
0x7	Input 1024fs clock than MCLKI terminal and use it without using PLL.
UX1	The clock that is divided by 1/4 the MCLKI terminal input is used inside this LSI.

# PLLISEL[1:0]

When this bit chooses to input clock into PLL and does not use PLL, please set register to 0x0.

Setting	Explanation
0x0	Prohibited from setting
0x1	Use MCLKI terminal input
0x2	Use BCLK terminal input

# Software Reset Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x10	0x11	-	-	-	-	-	-	-	SOFTRST
			-	-	-	-	-	-	-	0

This register is for software reset. CPU interface and this register are reset by writing SOFTRST bit to "1". And then, write "0" for releasing reset.

Record/Playback Running Control Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x12	0x13	-	-	-	-	-	RECPLAY		
			-	-	-	-	-	0	0	0

This register controls start / stop of the recording/playback operation of the LSI.

### RECPLAY [2:0]

This bit controls start / stop of the recording/playback operation of the LSI and it is feasible by recording and reproduction at the same time and monitor recording data from the reproduction course, and please refer to "state transition item about the recording reproduction control" for the transition between recording/playback states again. Transition between other states is prohibited. Please move to the next movement once by all means after having let recording/playback movement make a stop (RECPLAY=0x0).

TCLKEN	Explanation
0x0	Sound Stop STATE
0.00	Stop recording and playback.
	Rec STATE
0x1	Recording start. Microphone input is converted from analog to digital, and transferred
	through SAI.
	Play STATE
0x2	Playback start. SAI received data is converted from digital to analog and output from
	playback path.
	Rec and Play STATE.
0x3	Simultaneously Recording and Playback start. Microphone input is converted from
0.00	analog to digital, and transferred through SAI and SAI received data is converted from
	digital to analog and output from playback path.
	Monitor STATE.
0x7	Monitoring the recording sound start. Microphone input is converted from analog to
UXI	digital, and transferred through SAI and this data is converted from digital to analog and
	output from playback path.

MIC Input Charging Time Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x14	0x15	-	-	MCTIME					
			-	-	0	0	0	0	0	0

This register is to select the wait time for microphone input load charge. The LSI work recording signal or playback signal are mute when from RECPLAY is changed from 0x0 until MCTIME. This time contains required time of initializing DSP that is 40/fs. It must be waited the setting time to start recording or playback.

MCTIME is valid at playback. If it is necessary to start up earlier on playback, please set MCTIME to 0x00. It is minimum time.

# MCTIME [5:0]

Setting	fs conversion	Time (fs=48kHz)			
0x00	40/fs	0.8ms			
0x01	128/fs	2.7ms			
0x02	256/fs	5.3ms			
0x03	384/fs	8.0ms			
0x04 - 0x3D	(128/fs / step)	•			
0x3E	7936/fs	165.3ms			
0x3F	8064/fs	168.0ms			

Note) the waiting time for microphone input load charge

It is a recommended value of MIN1 coupling capacitor at the charge time.

Charge waiting time

Charge waiting time		
Capacitor capacity	Charge waiting time (6 τ)	
0.1µF	16ms	
0.22uF	36ms	

<sup>\*</sup> Charge time is proportional to capacity of capacitor.

# Register MAP Control Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
ALL	0x1c	0x1d	-	-	-	-	-	-	MAPCON	
			-	-	-	-	-	-	0	0

#### **MAPCON**

This register controls register MAP.

Setting	Explanation
0x0	It is accessible to register MAP0
0x1	It is accessible to register MAP1
0x2	It is accessible to register MAP2
0x3	This is prohibited from setting

Analog Reference Power Management Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x20	0x21	HPREN	HPLEN	-	-	HPVDDEN	MICBEN	VMIC	CON
			0	0	-	-	0	0	0	0

This register controls headphones amplifier, LDO for the charge pump, the power-up / down of the hole Rch standard voltage generation circuit.

# VMIDCON [1:0]

These bits control power up and down of the VMID generation circuit. Power up time can be reduced by using high speed

mode. VMID generation circuit should be changed to normal mode after high speed mode.

Setting	Explanation
0x0	power down
0x1	high speed mode power up
0x2	normal mode power up

#### **MICBEN**

It controls Microphone bias circuit.

Setting	Explanation
0	Power down
1	Power up

### **HPVDDEN**

It controls HPAMP LDO for the charge pump.

10 00110101011	7 Will EBG for the charge parity.
Setting	Explanation
0	Disables
1	Enables

## **HPLEN**

It controls HPAMP. When using headphone, please set HPLEN/HPREN to "1"

_	10 00110 010 111	7 titil : Tittlett deling heddenene; piedee eet til EET tit it EET te
	Setting	Explanation
I	0	Disable(HPL)
ĺ	1	Enable(HPL)

### **HPREN**

It controls HPAMP. When using headphones, please set HPLEN/HPREN "1".

Setting	Explanation
0	Disable(HPR)
1	Enable(HPR)

Analog Input Power Management Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x22	0x23	-	-	PGAATT	-	PGAEN	-	ADCEN	-
57.5			-	-	0	-	0	-	0	-

This register controls the power-up / down of analog circuit.

#### **ADCEN**

It controls power-up / down of the ADC.

Setting	Explanation
0	ADC power down
1	ADC power up

# **PGAEN**

It controls the power-up / down of the microphone amplifier.

Setting	Explanation
0	Microphone amplifier power down
1	Microphone amplifier power up

# **PGAATT**

It controls the gain of the microphone amplifier.

	e are gain er are riner epiterre arripinter.
Setting	Explanation
0	Normal mode (0dB)
1	Attenuation mode (-9dB)

# **DAC Power Management Register**

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x24	0x25	-	-	-	-	-	DACREN	DACLEN	-
			-	-	-	-	-	0	0	-

This register controls power-up / down of the DAC.

## **DACLEN**

It controls the power-up / down of the DAC left.

Setting	Explanation
0	power down
1	power up

# **DACREN**

It controls the power-up / down of the DAC right.

	- and promot up the arm of and a training to
Setting	Explanation
0	power down
1	power up

# Speaker Amplifier Power Management Register

MAPCON	IND	EX.	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x26	0x27	SPMDSEL	-	-	AVREN	COEFSEL	-	SPEN	AVLEN
UXU			0	-	-	0	0	1	0	0

This register controls speaker amplifier volume's power-up / down. b02 is H fix.

# **AVLEN**

it controls power-up / down of the Lch analog volume.								
AVLEN	Explanation							
0x0	Lch analog volume power down							
0x1	Lch analog volume power up							

## **SPEN**

I control the power-up / down of the speaker amplifier.

	r control the power-up / down of the speaker amplifier.								
	SPEN	Explanation							
0x0 Speaker amplifier power down									
0x1 Speaker amplifier power up									

#### **COEFSEL**

In BU26154, an A side, a B side prepare filter setting at the time of the reproduction, a volume setting register. The register value of the A side, in the case of "1", I use a register level of the B side when this bit is "0".

COEFSEL	Explanation						
0x0	It uses the register A side.						
0x1	It uses the register B side.						

# **AVREN**

It controls power-up / down of the Rch analog volume.

AVREN	Explanation
0x0	Rch analog volume power down
0x1	Rch analog volume power up

### **SPMDSEL**

It sets the speaker amplifier to D class or AB class. At the time of the change, set SPEN=0 before setting SPMDSEL.

SPMDSEL	Explanation
0x0	Set speaker amplifier to AB-class.
0x1	Set speaker amplifier to D-class.

# Thermal Shutdown Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(initial)							
0x00	0x2c	0x2d	_	-	_	_	-	-	_	TSDEN
			_	_	_	_	-	_	_	1

#### **TSDEN**

It controls a thermal shut down function.

Setting	Explanation
0x0	disable
0x1	enable

Zero Cross Comparator Power Management Register

MAPCON	IND	EX.	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x2e	0x2f	-	-	-	-	-	-	ZCEN	-
			-	-	-	-	-	-	0	-

This register sets ON/OFF of the zero cross function of the digital volume.

# **ZCEN**

This function is effective for EFFECT VOLUME and RDATT

This fanction is directive for Elif Eo i volonie and its in i								
Setting	Explanation							
0	disable							
1	enable							

MICBIAS Voltage Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x30	0x31	-	-	-	-	-	-	MICE	BCON
			-	-	-	-	-	-	0	0

This register sets the output voltage reading of the microphone bias.

### MICBCON [1:0]

These bits are to set the MICBIAS. Set the MICBIAS voltage less than HVDD x 0.85.

Setting	The output voltage
0x0	REGOUT / 2 x 1.67V
0x1	REGOUT / 2 x 2.22V
0x2	REGOUT / 2 x 2.78V
0x3	REGOUT / 2 x 3.33V

# Analog Volume Control Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x3a	0x3b	-	-	-	AVVOL				
			-	-	-	0	1	0	1	0

This register sets the Gain of the analog volume of Lch and Rch. The fader function of the AMP Volume Control Function Enable register is also available.

# AVOL[5:0]

7.17 O E [0.0]			
AVOL[5:0]	Gain[dB]	AVOL[5:0]	Gain[dB]
0x3Fto0x1a	-	0x09	-2.0
0x19	+18.0	0x08	-4.0
0x18	+17.0	0x07	-6.0
0x17	+16.0	0x06	-8.0
0x16	+15.0	0x05	-12.0
0x15	+14.0	0x04	-16.0
0x14	+13.0	0x03	-20.0
0x13	+12.0	0x02	-24.0
0x12	+11.0	0x01	-28.0
0x11	+10.0	0x00	MUTE
0x0f	+8.0		
0x0e	+7.0		
0x0d	+6.0		
0x0c	+4.0		
0x0b	+2.0		
0x0a	0.0		

## Playback Digital Attenuator Control Register

MAPCON	IND	)EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x0 0x3e 0x3f PDATT									
			1	1	1	1	1	1	1	1

## Playback Digital Attenuator Control Register B

	g			<u> </u>						
MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x2	0x72	0x73				PDA	TTB			
			1	1	1	1	1	1	1	1

# PDATT[7:0]/ PDATTB[7:0]/

This register sets the Gain of the digital volume

in the case of COEFSEL=0, the register level of PDATT is effective. In the case of COEFSEL=1, the register level of PDATTB is effective.

PDATT/	Gain	PDATT	Gain	PDATT	Gain	PDATT	Gain
PDATTB	(dB)	[7:0]	(dB)	[7:0]	(dB)	[7:0]	(dB)
0x00 - to 0x6E	This is prohibited from setting	0x93	-54.0	0xB8	-35.5	0xDD	-17.0
0x6F	MUTE	0x94	-53.5	0xB9	-35.0	0xDE	-16.5
0x70	-71.5	0x95	-53.0	0xBA	-34.5	0xDF	-16.0
0x71	-71.0	0x96	-52.5	0xBB	-34.0	0xE0	-15.5
0x72	-70.5	0x97	-52.0	0xBC	-33.5	0xE1	-15.0
0x73	-70.0	0x98	-51.5	0xBD	-33.0	0xE2	-14.5
0x74	-69.5	0x99	-51.0	0xBE	-32.5	0xE3	-14.0
0x75	-69.0	0x9A	-50.5	0xBF	-32.0	0xE4	-13.5
0x76	-68.5	0x9B	-50.0	0xC0	-31.5	0xE5	-13.0
0x77	-68.0	0x9C	-49.5	0xC1	-31.0	0xE6	-12.5
0x78	-67.5	0x9D	-49.0	0xC2	-30.5	0xE7	-12.0
0x79	-67.0	0x9E	-48.5	0xC3	-30.0	0xE8	-11.5
0x7A	-66.5	0x9F	-48.0	0xC4	-29.5	0xE9	-11.0
0x7B	-66.0	0xA0	-47.5	0xC5	-29.0	0xEA	-10.5
0x7C	-65.5	0xA1	-47.0	0xC6	-28.5	0xEB	-10.0
0x7D	-65.0	0xA2	-46.5	0xC7	-28.0	0xEC	-9.5
0x7E	-64.5	0xA3	-46.0	0xC8	-27.5	0xED	-9.0
0x7F	-64.0	0xA4	-45.5	0xC9	-27.0	0xEE	-8.5
0x80	-63.5	0xA5	-45.0	0xCA	-26.5	0xEF	-8.0
0x81	-63.0	0xA6	-44.5	0xCB	-26.0	0xF0	-7.5
0x82	-62.5	0xA7	-44.0	0xCC	-25.5	0xF1	-7.0
0x83	-62.0	0xA8	-43.5	0xCD	-25.0	0xF2	-6.5
0x84	-61.5	0xA9	-43.0	0xCE	-24.5	0xF3	-6.0
0x85	-61.0	0xAA	-42.5	0xCF	-24.0	0xF4	-5.5
0x86	-60.5	0xAB	-42.0	0xD0	-23.5	0xF5	-5.0
0x87	-60.0	0xAC	-41.5	0xD1	-23.0	0xF6	-4.5
0x88	-59.5	0xAD	-41.0	0xD2	-22.5	0xF7	-4.0
0x89	-59.0	0xAE	-40.5	0xD3	-22.0	0xF8	-3.5
0x8A	-58.5	0xAF	-40.0	0xD4	-21.5	0xF9	-3.0
0x8B	-58.0	0xB0	-39.5	0xD5	-21.0	0xFA	-2.5
0x8C	-57.5	0xB1	-39.0	0xD6	-20.5	0xFB	-2.0
0x8D	-57.0	0xB2	-38.5	0xD7	-20.0	0xFC	-1.5
0x8E	-56.5	0xB3	-38.0	0xD8	-19.5	0xFD	-1.0
0x8F	-56.0	0xB4	-37.5	0xD9	-19.0	0xFE	-0.5
0x90	-55.5	0xB5	-37.0	0xDA	-18.5	0xFF	0.0 (Prohibit setting)
0x91	-55.0	0xB6	-36.5	0xDB	-18.0		~ ~ ~
0x92	-54.5	0xB7	-36.0	0xDC	-17.5		

### Play HPF2 Setting Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x46	0x47	-	-	HPF2CSEL		PLHPF2CU1		PLHPF2OD	PLHPF2EN
			-	-	0	0	0	0	0	0

# Play HPF2 Setting Register B

This register is a setting register of HPF for the reproduction. In the case of COEFSEL=0, PLHPF2EN, PLHPF2OD, PLHPF2CUT, the register level of HPF2CEL are effective. In the case of COEFSEL=1, PLHPF2ENB, PLHPF2ODB, PLHPF2CUTB, the value of the HPF2CELB register become effective.

# PLHPF2EN/ PLHPF2ENB

This bit is enables HPF for the reproduction

THIS DIL IS CHAL		the reproduction:
PLHPF2EN/		Evolunation
PLHPF2ENB		Explanation
0	Disable	
1	Enable	

#### PLHPF2OD/ PLHPF2ODB

This bit sets the degree of HPF for the reproduction.

PLHPF2OD/ PLHPF2ODB	Explanation
0	The second order
1	The first order

# PLHPF2CUT/ PLHPF2CUTB

This bit sets the cut-off frequency of HPF for reproduction. In the case of "0", HPF2CEL becomes effective for setting this bit.

PLHPF2CUT/ PLHPF2CUTB	Fs=8,16,32kHz
0x00	80Hz
0x01	100Hz
0x02	130Hz
0x03	160Hz
0x04	200Hz
0x05	260Hz
0x06	320Hz
0x07	400Hz

### HPF2CEL/ HPF2CELB

I make HPF at the time of the reproduction programmable, or I make it parametric, or this bit sets it.

HPF2CEL/ HPF2CELB	Explanation
0	PLHPF2CUT is effective.
1	PHPF2COEFL/H is effective.

Amplifier Volume Control Function Enable Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x48	0x49	-	-	-	-	-	-	AVMUTE	AVFADE
			-	-	-	-	-	-	0	0

This register controls the fading function of the analog volume.

# AVFADE

It sets the fading function of the analog volume to ON/OFF.

AVFADE	Explanation
0	Fading function OFF When a register set point of AVOL is just used for a real Volume price and wants to do it and changes a value, setting of the analog volume is updated immediately.
1	Fading function ON When a register set point of AVOL was updated, a gain of the analog volume changes by a +/-1 step towards a register set point after the update in step time for AVFCON register setting.

## **AVMUTE**

When this is set, mute becomes effective for the analog volume at the time of reproduction. It can control fading for the mute shift by this bit by the analog volume forcibly by AVFADE.

AVMUTE	Explanation
0	As for the analog volume, a register set point of AVOL is effective.
1	At the time of re-start: The analog volume is set to MUTE. It comes back to the setting Volume in AVOL by canceling it because it writes it. This register level of AVOL cannot be replaced by the setting of this bit.

Amplifier Volume Fader Control Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x4a	0x4b	-	-	-	-	-		AVFCON	
			-	-	-	-	-	0	0	0

This register controls the amplifier volume fade function.

# AVFCON[2:0]

These bits are to set the volume change step time of the amplifier volume fade function. The volume changes step by step with this setting period. Step time is in proportion to sampling frequency (fs) as following table.

AVFCON[2:0]	fs conversion	time(fs=48kHz)			
0x0	1/fs	20.8µs			
0x1	4/fs	83.3µs			
0x2	16/fs	333µs			
0x3	64/fs	1.33ms			
0x4	256/fs	5.33ms			
0x5	1024/fs	21.3ms			
0x6	4096/fs	85.3ms			
0x7	16384/fs	341.ms			

Play Programmable HPF2 CoefL Register

Play Programmable HPF2 CoefH Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x4c	0x4d			PHPF2C0L					
			0	0	0	0	0	0	0	0
0x0	0x4e	0x4f	-	-			PHPF	2C0H		
			0	0	0	0	0	0	0	0

Play Programmable HPF2 CoefL Register B Play Programmable HPF2 CoefH Register B

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x2	0x4c	0x4d				PHPF:	2C0LB			
			0	0	0	0	0	0	0	0
0x2	0x4e	0x4f	-	-			PHPF2	2C0HB		
			0	0	0	0	0	0	0	0

It is the register settings of the programmable high path filter cut-off frequency for the reproduction.

HPF2CSEL bit becomes effective when the register value is equal to "1".

If COEFSEL=0, then the register level of PHPF2C0L, PHPF2C0H is effective.

If COEFSEL=1, then the register level of PHPF2C0LB, PHPF2C0HB is effective.

PHPF2C0L [7:0]/ PHPF2C0LB [7:0]

PHPF2C0H [7:0]/ PHPF2C0HB [7:0]

This sets the cut-off frequency of the programmable high path filter for the reproduction.

Please refer for the setting method.

DAC Clock Setting Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x58	0x59	-	-	OSF	RSEL	-	-	-	-
			-	-	0	0	-	-	-	-

This register sets the DAC clock movement to be used in this LSI.

OSRSEL [1:0]

This register decides sampling frequency.

Setting	Explanation
0x0	8k,11.025k,12kHz
0x1	16k,22.05k,24kHz
0x2	32k,44.1k,48kHz
0x3	This is prohibited from setting

Mic Interface Control Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x5a	0x5b		MINVOL		-	-	-	MINDIF	-
			1	0	0	-	-	-	0	-

This register controls the microphone input interface.

### **MINDIF**

It sets the MIC movement mode.

11 0010 1110								
Setting	Explanation							
0	Single-end mode							
1	Differential mode							

## MINVOL

This bit sets the Analog MIC volume.

c / trialog ivilo volarric.
Gain
6dB
9dB
12dB
15dB
18dB
21dB
24dB
27dB

Sound Effect Mode Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x5c	0x5d	SEMODE[7]	-	-	-	-	5	SEMODE[2:0	)]
			0	-	-	-	-	0	0	0

Sound Effect Mode Register B

MAPCON	IND	)EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x2	0x5c	0x5d	SEMODEB[7]	-	-	-	-	S	EMODEB[2:	0]
			0	-	-	-	-	0	0	0

If COEFSEL=1, then the register level of SEMODE is effective. If COEFSEL=1, then the value of the SEMODEB register becomes effective.

# SEMODE [7]/SEMODEB [7]

You choose a course putting Filter Block, and please refer to the clause of "the signal flow" of "the function explanation" for Filter Block.

SEMODE[7]/ SEMODEB [7]	Explanation
0	Use Filter Block on Recording path.
1	Use Filter Block on Playback path.

# SEMODE [2:0]/ SEMODEB [2:0]

This sets distribution of EQ/Notch Filter.

SEMODE[2:0]/	Explanation
SEMODEB[2:0]	
0x0	Notch5 band / EQ0 band
0x1	Notch4 band / EQ1 band
0x2	Notch3 band / EQ2 band
0x3	Notch2 band / EQ3 band
0x4	Notch1 band / EQ4 band
0x5	Notch0 band / EQ5 band

When "0x01" is set, Band0 to Band3 filters Notch, and Band4 becomes the EQ.

### SAI Transmitter Control Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x60	0x61	PCM	FO24	FMTO	MSBO	ISSCKO	AFOO	DLYO	WSLO
			1	1	0	0	0	0	0	0

This register controls the SAI transmission format setting. The RECPLAY bit of the Record/Playback Running Control register, please change this register in recording stop state (0x0), and please use it by setting again same as the SAI reception side (SAI Receiver Control register).

### **WSLO**

You appoint LRCLK polarity at the time of the transmission of this LSI, and please set this bit in "1" in (FMTO at the time of "1") in a transfer mode by all means in the frame same period.

Setting	Explanation						
0	Left channel transmission at SAI_LRCLK is "L" level; right channel transmission at SAI_LRCLK is "H" level.						
1	Left channel transmission at SAI_LRCLK is "H" level; right channel transmission at SAI_LRCLK is "L" level.I						

### **DLYO**

This bit appoints 1 clock delay existence / nothing of transmission data.

Setting	Explanation
0	Serial data delay existence
1	Serial data delay nothing

# **AFOO**

You appoint in front of filling / attacking the enemy from behind of transmission data, and, in the case of a slave mode, this bit is ignored, and it is in previous final stage is fixed, and please set this bit in "0" in (FMTO at the time of "1") in a transfer mode by all means in the frame same period.

Setting	Explanation
0	Left-justify
1	Right-justify

## **ISSCKO**

This bit sets BCLK terminal to 32fs/64fs.

11110 011 0010 2	
Setting	Explanation
0	32fs
1	64fs

### **MSBO**

This bit sets the MSB first /LSB first data transmission.

Setting	Explanation
0	MSB first
1	LSB first

#### **FMTO**

This bit sets the transmission mode.

	Setting	Explanation
Ī	0	LRCLK transfer mode
	1	Frame synchronization transfer mode

### PCMFO24

This bit sets PCM format of the SAI transmission.

Setting	Explanation
0x2	16bit PCM
0x3	24bit PCM
Other than the above	This is prohibited from setting

SAI Receiver Control Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x62	0x63	PCM	1F124	FMTI	MSBI	ISSCKI	AFOI	DLYI	WSLI
			1	1	0	0	0	0	0	0

This register is a register controlling SAI reception format setting, and RECPLAY bit of the Record/Playback Running Control register, please change this register in recording stop state (0x0), and please use it by setting again same as the SAI transmission side (SAI Transmitter Control register).

#### WSI

This bit selects LRCLK polarity of the LSI. This bit must be set to "1" when at Flame synchronous transfer mode (FMTI is "1").

Setting	Explanation								
0	Left channel is received when SAI_LRCLK is "L" level, right channel is received at SAI_LRCLK is "H" level.								
1	Left channel is received when SAI_LRCLK is "H" level, right channel is received at SAI_LRCLK is "L" level.								

#### DLYI

This bit specifies the existence for serial input data one clock delay of master device.

	the existence for containing at auta one electrically or macter defices.
Setting	Explanation
0	Serial data delay existence
1	Serial data delay nothing

## AFOI

This bit sets the receiving data to be Left-justify or Right-justify. This bit must be set to "0" when at Flame synchronous transfer mode (FMTI is "1").

	- /	
Setting	Explanation	
0	Left-justify	
1	Right-justify	

### ISSCKI

This bit sets the sampling frequency of SAI BCLK pin.

Setting	Explanation
0	32fs
1	64fs

# **MSBI**

This bit sets the SAI receiving data to be MSB-first or LSB-first

11110 011 0010 111	This bit sets the criting data to be MCB met of LCB met.								
Setting	Explanation								
0	MSB first								
1	LSB first								

### **FMTI**

This bit sets the receiving mode

Setting	Explanation					
0	LRCLK transfer mode					
1	Frame synchronization transfer mode					

### PCMFI24

This bit sets the SAI PCM receiving format.

Setting	Explanation
0x2	16bit PCM
0x3	24bit PCM
Other than the above	This is prohibited from setting

SAI Mode select Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x64	0x65	-	-	-	BSWP	-	-	-	MST
			-	-	-	0	-	-	-	0

This register is a register setting a movement mode of SAI, and RECPLAY bit of the Record/Playback Running Control register, please change this register in recording stop state (0x0).

### **MST**

It appoints whether this bit uses SAI with a master mode or a slave mode.

Setting	Explanation
0	Slave mode
1	Master mode

### **BSWP**

As for this bit, it is done byte swap I2S data with PCM format by 16bitPCM without depending on the setting of the I2S Receiver Control/I2S Transmitter Control register at the time of setting when I set byte swap having I2S or not on the same side of transmission and reception data and there is byte swap and sets it.

Setting	Explanation						
	There is no byte swap						
0	(16bit data line up :15bit-8bit,7bit-0bit)						
	(24bit data line up :23bit-16bit,15bit-8bit,7bit-0bit)						
	There is byte swap						
1	(16bit data line up :7bit-0bit,15bit-8bit)						
	(24bit data line up :7bit-0bit,15bit-8bit 23bit-16bit)						

### DSP Filter Function Enable Register

20										
MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x66	0x67	HPF2OD	EQ4EN	EQ3EN	EQ2EN	EQ1EN	EQ0EN	HPF2EN	HPF1EN
			0	0	0	0	0	0	0	1

### DSP Filter Function Enable Register

	Dot Tillot Fallotton Ellasto Flogistor									
MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x66	0x67	HPF2OD	EQ4EN	EQ3EN	EQ2EN	EQ1EN	EQ0EN	HPF2EN	HPF1EN
			0	0	0	0	0	0	0	1

## DSP Filter Function Enable Register B

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x2	0x66	0x67	HPF2ODB	EQ4ENB	EQ3ENB	EQ2ENB	EQ1ENB	EQ0ENB	HPF2ENB	HPF1ENB
			0	0	0	0	0	0	0	1

This register sets the filter function of the digital code processing ON/OFF.

If COEFSEL=0, then register level of HPF1/2EN, EQ0/1/2/3/4EN, HPF2OD is effective. If COEFSEL=1, then value of HPF1/2ENB, EQ0/1/2/3/4ENB, HPF2ODB register becomes effective.

#### HPF1EN/ HPF1ENB

This bit is to set ON or OFF of a first-order high pass filter for DC cut. Do not change this bit during operation of the recording (0x13/0x14: RECPLAY=0x1, 0x3, or 0x7). If this bit is changed, the noise may be generated. When this IC being operated the playing (RECPLAY=0x2), this bit operating don't have effective.

HPF1EN/ HPF1ENB	Explanation
0	Primary high-pass filter OFF for the DC cut
1	Primary high-pass filter ON for the DC cut

#### HPF2EN/ HPF2ENB

This bit is to set ON or OFF of a second-order high pass filter for noise cut. Do not change this bit during operation of the recording (RECPLAY=0x1,0x3, or 0x7). If this bit is changed, the noise may be generated.

The bit of HPF2EN is effective only when 0xA6/0xA7:RLPFEN is enable.

HPF2EN/ HPF2ENB	Explanation
0	Second high-pass filter OFF for noise reduction
1	Second high-pass filter ON for noise reduction

#### EQ0EN/EQ0ENB

This bit is to set ON or OFF of equalizer band 0. In case of changing this bit during recording and playback operation (RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then change the gain to 0dB.

EQ0EN/ EQ0ENB	Explanation
0	Equalizer band 0 OFF
1	Equalizer band 0 ON

#### EQ1EN/EQ1ENB

This bit is to set ON or OFF of equalizer band 1. In case of changing this bit during recording and playback operation (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then change the gain to 0dB.

EQ1EN/ EQ1ENB	Explanation
0	Equalizer band 1 OFF
1	Equalizer band 1 ON

### EQ2EN/EQ2ENB

This bit is to set ON or OFF of equalizer band 2. In case of changing this bit during recording and playback operation (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then change the gain to 0dB.

EQ2EN/ EQ2ENB	Explanation	
0	Equalizer band 2 OFF	
1	Equalizer band 2 ON	

### EQ3EN/EQ3ENB

This bit is to set ON or OFF of equalizer band 3. In case of changing this bit during recording and playback operation (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then change the gain to 0dB.

EQ3EN/ EQ3ENB	Explanation
0	Equalizer band 3 OFF
1	Equalizer band 3 ON

### EQ4EN/EQ4ENB

This bit is to set ON or OFF of equalizer band 4. In case of changing this bit during recording and playback operation (0x13/0x14: RECPLAY=0x1, 0x2, 0x3, or 0x7), enables digital volume fade function (0x68/0x69: DVFADE=1) and then change the gain to 0dB.

EQ4EN/ EQ4ENB	Explanation
0	Equalizer band 4 OFF
1	Equalizer band 4 ON

#### HPF2OD/HPFODB

This bit is to set number of high pass filter order (HPF2EN bit) for noise cut. In recording or playback operation(0x13/0x14: RECPLAY#0), do not change this bit. If this bit is changed, the noise may be generated.

HPF2OD/ HPF2ODB	Explanation
0	The second filter
1	Primary filter

Digital Volume Control Function Enable Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x68	0x69	-	-	-	DVMUTE	DVFADE	-	RALCEN	PALCEN
			-	-	-	0	0	-	0	0

This register sets ON/OFF of digital, the Volume control function.

#### **PALCEN**

This bit is to set ON or OFF of the playing ALC.

It must not be wrote during recording and playback operation (0x13/0x14: RECPLAY=0x1, 0x3, or 0x7).

If this bit was set as the operation, this IC cannot guarantee correct operating.

PALCEN	Explanation
0	Reproduction ALC OFF
1	Reproduction ALCON

#### **RALCEN**

This bit is to set ON or OFF of the recording ALC.

It must not be wrote during recording and playback operation (0x13/0x14: RECPLAY=0x2).

If this bit was set as the operation, this IC cannot guarantee correct operating.

RALCEN	Explanation	
0	Recording ALC OFF	
1	Recording ALC ON	

### **DVFADE**

This bit is to set ON or OFF of the digital volume fade function.

The fade function is effective for recording/playback digital volume and equalizer gain.

	ion to offeetive for recording playback digital volume and equalizer ge
DVFADE	Explanation
0	Fading Function OFF: The register setting value of RDATT, PDATT and EQGAIN0 to 3 is used actual volume value as it is. Therefore the value is effective immediate.
1	Fading Function ON: The volume is changing to the register setting value of RDATT, PDATT and EQGAIN0 to 3 with 1 step per DVFCON register step time.

### DVMUTE

This bit is to set MUTE of the digital volume. This mute function is effective for the recording digital volume at recording and effective for playback digital volume at playback. The fade function by DVFADE is effective against the volume change by this bit.

ano or.	
DVMUTE	Explanation
0	Register value of RDVOL and PDATT is effective.
1	Digital volume is set to MUTE.  Register value of RDVOL and PDATT cannot be changed by this bit, the volume is resumed by releasing this bit (DVMUTE=0) to the original setting value of RDVOL and PDVOL.

Mixer & Volume Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x6a	0x6b		DVFCON			RM	CON	LMC	CON
			0	0	0	0	0	0	0	0

This register controls L/R mixer processing at the time of the SAI reception and a fading function of the digital Volume.

# LMCON[1:0]

This bit sets the input channel of SAI reception data of the DAC (Lch).

Setting	Explanation
0x0	I use L
0x1	I use R
0x2	I use (L+R)
0x3	I use (L+R)/2

### RMCON[1:0]

This bit sets it about SAI reception data which channel you input into DAC (Rch).

Setting	Explanation
0x0	I use R
0x1	I use L
0x2	I use (L+R)
0x3	I use (L+R)/2

# DVFCON[3:0]

These bits are to set the volume change step time of the digital volume fade function. The volume changes step by step (0.5dB) with this setting period. Step time is in proportion to sampling frequency (fs) as following table.

Setting	fs conversion	Time(fs=48kHz)
0x0	1/fs	20.8µs
0x1	2/fs	41.7µs
0x2	4/fs	83.3µs
0x3	8/fs	167µs
0x4	16/fs	333µs
0x5	32/fs	667µs
0x6	64/fs	1.33ms
0x7	128/fs	2.67ms
0x8	256/fs	5.33ms
0x9	512/fs	10.7ms
0xA	1024/fs	21.3ms
0xB	2048/fs	42.7ms
0xC	4096/fs	85.3ms
0xD	8192/fs	171ms
0xE	16384/fs	341ms

Record Digital Attenuator Control Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00			
	R	W	(Initial)										
0x0	0x6c	0x6d		RDVOL									
			1	1	1	1	1	1	1	1			

This register sets digital Volume Gain of the recording course.

MUTE could be set from -71.5dB to 0.0dB by 0.5dB step.

RDATT[7:0]

RDATT[7:0			T		1	T	
Setting	Gain(dB)	Setting	Gain(dB)	Setting	Gain(dB)	Setting	Gain(dB)
0x00 - 0x6E	This is prohibited from setting	0x93	-54.0	0xB8	-35.5	0xDD	-17.0
0x6F	MUTE	0x94	-53.5	0xB9	-35.0	0xDE	-16.5
0x70	-71.5	0x95	-53.0	0xBA	-34.5	0xDF	-16.0
0x71	-71.0	0x96	-52.5	0xBB	-34.0	0xE0	-15.5
0x72	-70.5	0x97	-52.0	0xBC	-33.5	0xE1	-15.0
0x73	-70.0	0x98	-51.5	0xBD	-33.0	0xE2	-14.5
0x74	-69.5	0x99	-51.0	0xBE	-32.5	0xE3	-14.0
0x75	-69.0	0x9A	-50.5	0xBF	-32.0	0xE4	-13.5
0x76	-68.5	0x9B	-50.0	0xC0	-31.5	0xE5	-13.0
0x77	-68.0	0x9C	-49.5	0xC1	-31.0	0xE6	-12.5
0x78	-67.5	0x9D	-49.0	0xC2	-30.5	0xE7	-12.0
0x79	-67.0	0x9E	-48.5	0xC3	-30.0	0xE8	-11.5
0x7A	-66.5	0x9F	-48.0	0xC4	-29.5	0xE9	-11.0
0x7B	-66.0	0xA0	-47.5	0xC5	-29.0	0xEA	-10.5
0x7C	-65.5	0xA1	-47.0	0xC6	-28.5	0xEB	-10.0
0x7D	-65.0	0xA2	-46.5	0xC7	-28.0	0xEC	-9.5
0x7E	-64.5	0xA3	-46.0	0xC8	-27.5	0xED	-9.0
0x7F	-64.0	0xA4	-45.5	0xC9	-27.0	0xEE	-8.5
0x80	-63.5	0xA5	-45.0	0xCA	-26.5	0xEF	-8.0
0x81	-63.0	0xA6	-44.5	0xCB	-26.0	0xF0	-7.5
0x82	-62.5	0xA7	-44.0	0xCC	-25.5	0xF1	-7.0
0x83	-62.0	0xA8	-43.5	0xCD	-25.0	0xF2	-6.5
0x84	-61.5	0xA9	-43.0	0xCE	-24.5	0xF3	-6.0
0x85	-61.0	0xAA	-42.5	0xCF	-24.0	0xF4	-5.5
0x86	-60.5	0xAB	-42.0	0xD0	-23.5	0xF5	-5.0
0x87	-60.0	0xAC	-41.5	0xD1	-23.0	0xF6	-4.5
0x88	-59.5	0xAD	-41.0	0xD2	-22.5	0xF7	-4.0
0x89	-59.0	0xAE	-40.5	0xD3	-22.0	0xF8	-3.5
0x8A	-58.5	0xAF	-40.0	0xD4	-21.5	0xF9	-3.0
0x8B	-58.0	0xB0	-39.5	0xD5	-21.0	0xFA	-2.5
0x8C	-57.5	0xB1	-39.0	0xD6	-20.5	0xFB	-2.0
0x8D	-57.0	0xB2	-38.5	0xD7	-20.0	0xFC	-1.5
0x8E	-56.5	0xB3	-38.0	0xD8	-19.5	0xFD	-1.0
0x8F	-56.0	0xB4	-37.5	0xD9	-19.0	0xFE	-0.5
0x90	-55.5	0xB5	-37.0	0xDA	-18.5	0xFF	0.0
0x91	-55.0	0xB6	-36.5	0xDB	-18.0		
0x92	-54.5	0xB7	-36.0	0xDC	-17.5		

# Playback Effect Volume Control Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00		
	R	W	(Initial)									
0x0	0x70	0x71		Effect VOL								
			1	1	1	1	1	1	1	1		

# Playback Effect Volume Control Register B

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00		
	R	W	(Initial)									
0x2	0x70	0x71		Effect VOLB								
			1	1	1	1	1	1	1	1		

This register sets the digital Volume Gain of the reproduction course. If COEFSEL=0, then register level of Effect Vol is effective. If COEFSEL=1, then value of the Effect Vol B register becomes effective. MUTE could be set from -71.5dB to 0.0dB by 0.5dB step.

Effect Vol[7:0]/ Effect Vol B[7:0 Sets the Digital Volume Gain

Sets the Digital Volume Gain.											
Effect Vol/ Effect Vol B	Gain(dB)	Setting	Gain(dB)	Setting	Gain(dB)	Setting	Gain(dB)				
0x00 - 0x6E	This is prohibited from setting	0x93	-54.0	0xB8	-35.5	0xDD	-17.0				
0x6F	MUTÉ	0x94	-53.5	0xB9	-35.0	0xDE	-16.5				
0x70	-71.5	0x95	-53.0	0xBA	-34.5	0xDF	-16.0				
0x71	-71.0	0x96	-52.5	0xBB	-34.0	0xE0	-15.5				
0x72	-70.5	0x97	-52.0	0xBC	-33.5	0xE1	-15.0				
0x73	-70.0	0x98	-51.5	0xBD	-33.0	0xE2	-14.5				
0x74	-69.5	0x99	-51.0	0xBE	-32.5	0xE3	-14.0				
0x75	-69.0	0x9A	-50.5	0xBF	-32.0	0xE4	-13.5				
0x76	-68.5	0x9B	-50.0	0xC0	-31.5	0xE5	-13.0				
0x77	-68.0	0x9C	-49.5	0xC1	-31.0	0xE6	-12.5				
0x78	-67.5	0x9D	-49.0	0xC2	-30.5	0xE7	-12.0				
0x79	-67.0	0x9E	-48.5	0xC3	-30.0	0xE8	-11.5				
0x7A	-66.5	0x9F	-48.0	0xC4	-29.5	0xE9	-11.0				
0x7B	-66.0	0xA0	-47.5	0xC5	-29.0	0xEA	-10.5				
0x7C	-65.5	0xA1	-47.0	0xC6	-28.5	0xEB	-10.0				
0x7D	-65.0	0xA2	-46.5	0xC7	-28.0	0xEC	-9.5				
0x7E	-64.5	0xA3	-46.0	0xC8	-27.5	0xED	-9.0				
0x7F	-64.0	0xA4	-45.5	0xC9	-27.0	0xEE	-8.5				
0x80	-63.5	0xA5	-45.0	0xCA	-26.5	0xEF	-8.0				
0x81	-63.0	0xA6	-44.5	0xCB	-26.0	0xF0	-7.5				
0x82	-62.5	0xA7	-44.0	0xCC	-25.5	0xF1	-7.0				
0x83	-62.0	0xA8	-43.5	0xCD	-25.0	0xF2	-6.5				
0x84	-61.5	0xA9	-43.0	0xCE	-24.5	0xF3	-6.0				
0x85	-61.0	0xAA	-42.5	0xCF	-24.0	0xF4	-5.5				
0x86	-60.5	0xAB	-42.0	0xD0	-23.5	0xF5	-5.0				
0x87	-60.0	0xAC	-41.5	0xD1	-23.0	0xF6	-4.5				
0x88	-59.5	0xAD	-41.0	0xD2	-22.5	0xF7	-4.0				
0x89	-59.0	0xAE	-40.5	0xD3	-22.0	0xF8	-3.5				
0x8A	-58.5	0xAF	-40.0	0xD4	-21.5	0xF9	-3.0				
0x8B	-58.0	0xB0	-39.5	0xD5	-21.0	0xFA	-2.5				
0x8C	-57.5	0xB1	-39.0	0xD6	-20.5	0xFB	-2.0				
0x8D	-57.0	0xB2	-38.5	0xD7	-20.0	0xFC	-1.5				
0x8E	-56.5	0xB3	-38.0	0xD8	-19.5	0xFD	-1.0				
0x8F	-56.0	0xB4	-37.5	0xD9	-19.0	0xFE	-0.5				
0x90	-55.5	0xB5	-37.0	0xDA	-18.5	0xFF	0.0				
0x91	-55.0	0xB6	-36.5	0xDB	-18.0		T				
0x92	-54.5	0xB7	-36.0	0xDC	-17.5						

EQ Band0 Gain Setting Register EQ Band1 Gain Setting Register EQ Band2 Gain Setting Register

EQ Band3 Gain Setting Register EQ Band4 Gain Setting Register

MAPCON	INE	DEX	b07	b07 b06 b05 b04 b03 b02 b01							
	R	W	(Initial)								
0x0	0x74	0x75		EQGAIN0							
			1	1	1	0	0	1	1	1	
0x0	0x76	0x77		EQGAIN1							
			1	1	1	0	0	1	1	1	
0x0	0x78	0x79				EQG	AIN2				
			1	1	1	0	0	1	1	1	
0x0	0x7a	0x7b				EQG	AIN3				
			1	1	1	0	0	1	1	1	
0x0	0x7c	0x7d		EQGAIN4							
			1	1	1	0	0	1	1	1	

EQ Band0 Gain Setting Register B EQ Band1 Gain Setting Register B EQ Band2 Gain Setting Register B EQ Band3 Gain Setting Register B EQ Band4 Gain Setting Register B

			,									
MAPCON	INE	DEX	b07	b07 b06 b05 b04 b03 b02 b01								
	R	W	(Initial)									
0x2	0x74	0x75		EQGAIN0B								
			1	1	1	0	0	1	1	1		
0x2	0x76	0x77		EQGAIN1B								
			1	1	1	0	0	1	1	1		
0x2	0x78	0x79		EQGAIN2B								
			1	1	1	0	0	1	1	1		
0x2	0x7a	0x7b				EQG	AIN3B					
			1	1	1	0	0	1	1	1		
0x2	0x7c	0x7d		EQGAIN4B								
			1	1	1	0	0	1	1	1		

This register sets the gain of each band of the equalizer. If COEFSEL=0, then the register level of EQGAIN0 to 4 is effective. If COEFSEL=1, then value of the EQGAIN0B to EQGAIN4B register becomes effective.

This register can set EQ gain from -71.5dB to 12.0dB(step by step 0.5dB). Also it can set MUTE. EQ can work as a notch filter by MUTE setting.

Gain (dB)  -7.5 -7.0 -6.5 -6.0 -5.5 -5.0 -4.5
-7.5 -7.0 -6.5 -6.0 -5.5 -5.0
-7.0 -6.5 -6.0 -5.5 -5.0
-7.0 -6.5 -6.0 -5.5 -5.0
-6.5 -6.0 -5.5 -5.0
-6.0 -5.5 -5.0
-5.5 -5.0
-5.0
-4.5
-4.0
-3.5
-3.0
-2.5
-2.0
-1.5
-1.0
-0.5
0.0
0.5
1.0
1.5
2.0

0x6B	-62.0	0x96	-40.5	0xC1	-19.0	0xEC	2.5
0x6C	-61.5	0x97	-40.0	0xC2	-18.5	0xED	3.0
0x6D	-61.0	0x98	-39.5	0xC3	-18.0	0xEE	3.5
0x6E	-60.5	0x99	-39.0	0xC4	-17.5	0xEF	4.0
0x6F	-60.0	0x9A	-38.5	0xC5	-17.0	0xF0	4.5
0x70	-59.5	0x9B	-38.0	0xC6	-16.5	0xF1	5.0
0x71	-59.0	0x9C	-37.5	0xC7	-16.0	0xF2	5.5
0x72	-58.5	0x9D	-37.0	0xC8	-15.5	0xF3	6.0
0x73	-58.0	0x9E	-36.5	0xC9	-15.0	0xF4	6.5
0x74	-57.5	0x9F	-36.0	0xCA	-14.5	0xF5	7.0
0x75	-57.0	0xA0	-35.5	0xCB	-14.0	0xF6	7.5
0x76	-56.5	0xA1	-35.0	0xCC	-13.5	0xF7	8.0
0x77	-56.0	0xA2	-34.5	0xCD	-13.0	0xF8	8.5
0x78	-55.5	0xA3	-34.0	0xCE	-12.5	0xF9	9.0
0x79	-55.0	0xA4	-33.5	0xCF	-12.0	0xFA	9.5
0x7A	-54.5	0xA5	-33.0	0xD0	-11.5	0xFB	10.0
0x7B	-54.0	0xA6	-32.5	0xD1	-11.0	0xFC	10.5
0x7C	-53.5	0xA7	-32.0	0xD2	-10.5	0xFD	11.0
0x7D	-53.0	0xA8	-31.5	0xD3	-10.0	0xFE	11.5
0x7E	-52.5	0xA9	-31.0	0xD4	-9.5	0xFF	12.0
0x7F	-52.0	0xAA	-30.5	0xD5	-9.0		·
0x80	-51.5	0xAB	-30.0	0xD6	-8.5		
0x81	-51.0	0xAC	-29.5	0xD7	-8.0		

High Pass Filter2 Cut-off Control Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0x7e	0x7f	-	-	-	-	-	HPF2CUT		
			-	1	-	-	-	0	0	0

This register is to set the cut-off frequency of the high-pass filter for the noise reduction during recording. Don't change the setting of this register under the filter processing concerned(HPF2EN="1" and RELPLAY=0x1,0x3 or 0x7).

### HPF2CUT[2:0]

These set the cut-off frequency of the noise reduction high-pass filter during recording and the numerical value of below list expresses 1.5dB damping and 3dB damping frequency in each second order filter(HPF2OD="1") and one order filter (HPF2OD="0").

		Cut-off Frequency(Hz)	
HPF2CUT	fs=8kHz,	fs=11.025kHz,	fs=12kHz,
[2:0]	16kHz,	22.05kHz,	24kHz,
	32kHz	44.1kHz	48kHz
0x0	80	110	120
0x1	100	138	150
0x2	130	179	195
0x3	160	221	240
0x4	200	276	300
0x5	260	358	390
0x6	320	441	480
0x7	400	551	600

Programmable Equalizer Band0 Coefficient-a0 (L) Register Programmable Equalizer Band0 Coefficient-a0 (H) Register Programmable Equalizer Band0 Coefficient-a1 (L) Register Programmable Equalizer Band0 Coefficient-a1 (H) Register Programmable Equalizer Band1 Coefficient-a0 (L) Register Programmable Equalizer Band1 Coefficient-a0 (H) Register Programmable Equalizer Band1 Coefficient-a1 (L) Register Programmable Equalizer Band1 Coefficient-a1 (H) Register Programmable Equalizer Band2 Coefficient-a0 (L) Register Programmable Equalizer Band2 Coefficient-a0 (H) Register Programmable Equalizer Band2 Coefficient-a1 (L) Register Programmable Equalizer Band2 Coefficient-a1 (H) Register Programmable Equalizer Band3 Coefficient-a0 (L) Register Programmable Equalizer Band3 Coefficient-a0 (H) Register Programmable Equalizer Band3 Coefficient-a1 (L) Register Programmable Equalizer Band3 Coefficient-a1 (H) Register Programmable Equalizer Band4 Coefficient-a0 (L) Register Programmable Equalizer Band4 Coefficient-a0 (H) Register Programmable Equalizer Band4 Coefficient-a1 (L) Register Programmable Equalizer Band4 Coefficient-a1 (H) Register

MAPCON	INE	)EY	b07	b06	b05	b04	hOo	hna	h01	b00
IVIAPCON	R	W	(Initial)	סטמ	cou	DU4	b03	b02	b01	טטט
0x0	0x80	0x81	( )			EQC	A0L			
			0	0	0	0	0	0	0	0
0x0	0x82	0x83				EQ0	A0H			
			0	0	0	0	0	0	0	0
0x0	0x84	0x85				EQC	A1L			
			0	0	0	0	0	0	0	0
0x0	0x86	0x87					A1H	1		
			0	0	0	0	0	0	0	0
0x0	0x88	0x89					A0L			
0.0	0.0-	0.01	0	0	0	0	0	0	0	0
0x0	0x8a	0x8b	0	0		0	A0H 0	0		_
0x0	0x8c	0x8d	U	0	0	_	A1L	U	0	0
UXU	UXOC	UXOU	0	0	0	0	0	0	0	0
0x0	0x8e	0x8f	0	U		-	A1H	U		
OXO	OXOC	OXOI	0	0	0	0	0	0	0	0
0x0	0x90	0x91	-			-	2A0L			
			0	0	0	0	0	0	0	0
0x0	0x92	0x93			•	EQ2	A0H	•	•	
			0	0	0	0	0	0	0	0
0x0	0x94	0x95				EQ2	2A1L			
			0	0	0	0	0	0	0	0
0x0	0x96	0x97					A1H			
			0	0	0	0	0	0	0	0
0x0	0x98	0x99				·	BA0L			
00	00-	005	0	0	0	0	0 A0H	0	0	0
0x0	0x9a	0x9b	0	0	0	0	0	0	0	0
0x0	0x9c	0x9d	U	U	U	-	BA1L	U	U	U
0.00	OXOC	OXOG	0	0	0	0	0	0	0	0
0x0	0x9e	0x9f				_	A1H			
			0	0	0	0	0	0	0	0
0x0	0xa0	0xa1		1		EQ4	A0L			
			0	0	0	0	0	0	0	0
0x0	0xa2	0xa3				EQ4	A0H			
			0	0	0	0	0	0	0	0
0x0	0xa4	0xa5					A1L			
			0	0	0	0	0	0	0	0
0x0	0xa6	0xa7			-		A1H			
			0	0	0	0	0	0	0	0

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x2	0x7e	0x7f				EQ0	A0LB			
			0	0	0	0	0	0	0	0
0x2	08x0	0x81				EQ0	A0HB			
			0	0	0	0	0	0	0	0
0x2	0x82	0x83				EQ0	A1LB			
			0	0	0	0	0	0	0	0
0x2	0x84	0x85				EQ0	A1HB			
			0	0	0	0	0	0	0	0
0x2	0x86	0x87				EQ1	A0LB	_		
			0	0	0		0	0	0	0
0x2	88x0	0x89					A0HB			
			0	0	0	0	0	0	0	0
0x2	0x8a	0x8b					A1LB			1
			0	0	0	0	0	0	0	0
0x2	0x8c	0x8d					A1HB			
			0	0	0	0	0	0	0	0
0x2	0x8e	0x8f					A0LB	T .		
0.0	0.00	0.04	0	0	0	0	0	0	0	0
0x2	0x90	0x91	- 0		0		A0HB	1 0		
00	000	000	0	0	0	0	0 A1LB	0	0	0
0x2	0x92	0x93	0	0	0	0	0	0	0	0
0x2	0x94	0x95	U	U	U		L ∪ A1HB	1 0	U	U
UXZ	0.894	0,85	0	0	0	0	0	0	0	0
0x2	0x96	0x97	0	0	U		A0LB	0	0	U
UNZ	0,00	0,07	0	0	0	0	0	0	0	0
0x2	0x98	0x99			U		A0HB			Ů
٠/. <u>-</u>	07.00	0,,00	0	0	0	0	0	0	0	0
0x2	0x9a	0x9b	-				A1LB			
-			0	0	0	0	0	0	0	0
0x2	0x9c	0x9d		-			A1HB		-	
			0	0	0	0	0	0	0	0
0x2	0x9e	0x9f				EQ4	A0LB			
			0	0	0	0	0	0	0	0
0x2	0xa0	0xa1				EQ4	A0HB	•		
			0	0	0	0	0	0	0	0
0x2	0xa2	0xa3		-		EQ4	A1LB	-	-	-
			0	0	0	0	0	0	0	0
0x2	0xa4	0xa5		-		EQ4	A1HB	-	-	-
			0	0	0	0	0	0	0	0
		1	4 41	CC: -: 1-	-0	1 -f l- f	in a la anala	orogramma	la la la annualia	0

These registers are to set the coefficients a0 and a1 of each five band programmable equalizer. One coefficients value is specified by two bytes data. The centre frequency and band width of the filter can be set by changing these register value. Please don't change the register setting during corresponding filter operation

EQ0A0L to EQ4A1H are became effective at COEFSEL=0 and EQ0A0LB to EQ4A1HB are became effective at COEFSEL=1.

The detailed setting value is described in the Filter function.

Zero Detection Setting Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0xdc	0xdd		ZDT	IME		-	-	-	ZDEN
			0	0	0	0	-	-	-	0

This register controls zero detection for low power consumption mode. When zero detection is enable and "0" data are inputted in succession, a part of internal clock and speaker amplifier goes to disable to operate under low power consumption. Controlling a zero detection function for low power consumption mode movement, and enabling this function, some internal clocks stop it, and a speaker amplifier is disabled. When data, not 0 data, is input, the disable block starts operation again.

In addition, the zero detection is effective only speaker amplifier playing mode. In the other modes, please set ZDEN bit in "0".

### **ZDEN**

Enables/Disables the zero detection function.

ZDEN Explanation						
	0x0	A zero detection function is disabled.				
	0x1	A zero detection function is enabled.				

### ZEROTIM

Sets "0" detection period. When "0" continues more than the following set points in succession with LCH/RCH, it becomes

low power consumption mode.

	oumption mode.
ZEROTIM	Explanation
0x00	256/fs
0x01	512/fs
0x02	1024/fs
0x03	2048/fs
0x04	4096/fs
0x05	8192/fs
0x06	16384/fs
0x07	32768/fs
80x0	65536/fs
0x09	131072/fs
0x0a	262144/fs
0x0b to 0x0f	This is prohibited from setting

# MIC select Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x0	0xe8	0xe9	-	-	-	-	-	-	MIN2EN	MIN1EN
			-	-	-	-	-	-	0	1

This register sets microphone input.

### MIN1EN

Using MIN1 terminal in analog MIC.

Setting	Explanation
0	Does not use MIN1 terminal.
1	Use MIN1 terminal.

### MIN2EN

Using MIN2 terminal in analog MIC. Please set it in "0" when in the differential mode.

	Comig Min 12 to	initial in analog wito. I leade det it in 'e when in the amerential moat
	Setting	Explanation
ĺ	0	Does not use MIN2 terminal.
I	1	Use MIN2 terminal

FPLL M setting Register

FPLL N Setting (L) Register

FPLL N Setting (H) Register

FPLL D Setting Register

FPLL F Setting (L) Register

FPLL F Setting (H) Register

FPLL F\_D Setting (L) Register
FPLL F\_D Setting (H) Register
FPLL V setting Register

							_			
MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0x02	0x03	-	-	-	-	-		FPLLM	
			-	-	-	-	-	0	0	0
0x1	0x04	0x05				FPL	LNL			
			0	0	0	0	0	0	0	0
0x1	0x06	0x07	-	-	-	-	-	-	-	FPLLNH
			-	-	-	-	-	-	-	0
0x1	80x0	0x09	-	-	-			FPLLD		
			-	-	-	0	0	0	0	0
0x1	0x0a	0x0b				FPl	FPLLFL			
			0	0	0	0	0	0	0	0
0x1	0x0c	0x0d				FPL	LFH.			
			0	0	0	0	0	0	0	0
0x1	0x0e	0x0f				FPL	LFDL			
			0	0	0	0	0	0	0	0
0x1	0x10	0x11				FPLI	LFDH			
			0	0	0	0	0	0	0	0
0x1	0x12	0x13	-	-	-	-		FP	LLV	
			-	-	-	-	0	0	0	0

This register sets the output frequency of PLL.

Please use your prepared clock setting register level that is computed separately using clock setting calculation tool. The register set point and the relations of the output frequency are streets of the lower expression.

PLL output frequency (Hz)=PLL input frequency / FPLLM X (FPLLN+FPLLD/16+FPLLF/FPLLF\_D/16) \*2 / FPLLV

Soft Clip Enable Register

Soft Clip Threshold H Register

Soft Clip Threshold M Register

Soft Clip Threshold L Register

Soft Clip Gain Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0x20	0x21	-	-	-	-	-	-	-	SCEN
			-	1	1	-	-	ı	1	0
0x1	0x22	0x23	-	SCTHRH						
			-	0	0	0	0	0	0	0
0x1	0x24	0x25				SCT	HRM			
			0	0	0	0	0	0	0	0
0x1	0x26	0x27				SCT	HRL		-	-
			0	0	0	0	0	0	0	0
0x1	0x28	0x29	-	-	-	-	-		SCGAIN	
			-	-	-	-	-	0	0	1

This register controls the soft clip function.

#### SCFN

Sets the soft clip enable.

Setting	Explanation
0	Disable
1	Enable

SCTHRH

**SCTHRM** 

**SCTHRL** 

This register sets the soft clip threshold level.

When PCM signal with more than of this bit is input, the LSI clips it according to a value of SCGAIN and works.

The value of threshold level is 23bit (SCTHRM [6:0], SCTHRM [7:0], and SCTHRL [7:0])

Please do not change the value of this bit during Soft Clip function movement.

#### **SCGAIN**

This sets the magnification during soft clip. In addition, please do not change the value of this bit during movement.

Setting	Explanation
0x0	Double
0x1	1 time (default)
0x2	I double 1/2
0x3	I double 1/4
0x4	I double 1/8
0x5	I double 1/16
0x6	I double 1/32
0x7	I double 1/64

Touch ADC Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
1	0x60	0x61	TCHEN	TCHA2	TCHA1	TCHA0	-	TCHRSEL	TCHMODE	_
			0	1	1	1	1	0	0	-

This register controls the touch panel interface, and a light, please do "1" in bit 3.

### **TCHEN**

This enables and disables the touch panel interface. In the case of "0", this bit is cleared after (an automatic mode in the case of enable), the lead of the AD conversion data of the touch panel interface TCHA2 bit by "0".

	<i>y</i> ; <i>p p</i>			
TCHEN Explanation				
0x0	A touch panel interface is disabled.			
0x1	A touch panel interface is enabled.			

### TCHA2

It controls the convert mode of the touch panel interface, and, in the case of "1", this bit interrupts it after the lead of the AD conversion data of the touch panel interface automatically and changes in a mode. The next conversion starts by an automatic mode leading AD conversion result in the case of disable.

TCHA2	Explanation
0x0	An automatic mode is enabled.
0x1	An automatic mode is disabled.

# TCHA1, TCHA0

This controls the convert mode of the touch panel interface.

TCHEN	TCHA2	TCHA1, TCHA0	Explanation
TCHEN=1	*	0x0	It becomes the X-axis measurement mode.
	*	0x1	It becomes the Y-axis measurement mode.
	*	0x2	It becomes the Z1 axis measurement mode.
	*	0x3	It becomes the Z2 axis measurement mode.
TCHEN=0	0x0	0x3	It becomes the interrupt mode.

#### **TCHRSEL**

Choose interrupt pull up resistance using for one of a touch panel interface.

	<u> </u>
TCHRSEL	Explanation
0x0	I interrupt it, and pulling up resistance becomes 50kΩ.
0x1	I interrupt it, and pulling up resistance becomes 90kΩ.

#### **TCHMODE**

Choose touch panel interface mode.

TCHMODE	Explanation
0x0	12Bit Mode
0x1	8Bit Mode

## Touch ADC result1 Register Touch ADC result2 Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0x62	0x63	ADCR1							
			0	0	0	0	0	0	0	0
0x1	0x64	0x65	ADCR2			-	-	-	-	
			0	0	0	0	-	-	-	-

This register is to get analog-to-digital conversion data of the touch panel interface ADC. In the 12bit mode, please read register in order of ADCR1 (\$62h), ADCR2 (\$64h).

### TOUTCHAD1

This register is to get analog-to-digital conversion data of the touch panel interface ADC. In the 8 bit mode, please read only this register. In the 12 bit mode, this register is higher 8 bits of the 12bit ADC output data.

### TOUTCHAD2

This register is to get analog-to-digital conversion data of the touch panel interface ADC. In the 8 bit mode, this register value is "0". In the 12 bits mode, this register is lower 4 bits of the 12bit ADC output data.

### Headphone Amplifier Input Control Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0x82	0x83	-	-	HPRIN2EN	HPRIN1EN	-	-	-	HPLIN1EN
			-	-	0	0	-	-	-	0

This register is to set the input path of the headphones amplifier. Please do not set HPRIN1EN bit and the HPRIN2EN bit to "1" simultaneously. Please set only either bit to "1".

# HPLIN1EN

This bit is to set the input path of the Lch headphones amplifier.

HPLIN1EN	Explanation
0x0	Disconnect the output of Lch-DAC to Lch headphones amplifier.
0x1	Connect the output of Lch-DAC to Lch headphones amplifier.

### HPRIN1EN

This bit is to set the input path of the Rch headphones amplifier.

HPRIN1EN	Explanation
0x0	Disconnect the output of Lch-DAC to Rch headphones amplifier.
0x1	Connect the output of Lch-DAC to Rch headphones amplifier.

## HPRIN2EN

This bit is to set the input path of the Rch headphones amplifier

	or and impact pater or and recommendations and animom
HPRIN2EN	Explanation
0x0	Disconnect the output of Rch-DAC to Rch headphones amplifier.
0x1	Connect the output of Rch-DAC to Rch headphones amplifier.

Speaker Amplifier Input Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0x84	0x85	-	-	-	-	SPIN2EN	SPIN1EN	SP\	/OL
			-	-	-	-	0	0	0	0

This register is to set the input path and the volume of the speaker amplifier.

#### SPVOL

This register is to set the volume level of the speaker amplifier.

SPVOL	Explanation
0x0	0dB
0x1	6dB
0x2	12dB
0x3	18dB

### SPIN1EN

This bit is to set the input path of the speaker amplifier.

SPIN1EN			Expla	nation		
0x0	Disconne	t the output	of the Lch	volume to a s	peaker amplifier.	
0x1	Connect t	ne output of	the Lch vo	lume to a spe	aker amplifier.	

### SPIN2EN

This bit is to set the input path of the speaker amplifier.

11110 010 10 10	or and an path or and opposition annipathon						
SPIN2EN	Explanation						
0x0	Disconnect the output of the Rch volume to a speaker amplifier.						
0x1	Connect the output of the Rch volume to a speaker amplifier.						

Play Programmable LPF Setting Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0xa0	0xa1	-	-	-	-	-	-	PLPFOD	PLPFEN
			-	-	-	-	-	-	0	0

This register is to set "LPF" block for DAC-path (playback) in digital signal flow. This is to set Enable/Disable and filter order. This function is effective for DAC-path (playback) at "PLPFEN=1" and "SEMODE [7] =1".

# **PLPFEN**

This bit is to set Enable/Disable of low pass filter for DAC-path.

PLPFEN	Explanation
0	LPF for DAC-path is Disable
1	LPF for DAC-path is Enable

### **PLPFOD**

This bit is to set number of low pass filter order for DAC-path.

PLPFOD	Explanation
0	LPF for DAC-path is second-order
1	LPF for DAC-path is first-order

# Play Programmable LPF Coef (L) Register

Play Programmable LPF Coef (H) Register

MAPCON	INDEX		b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0xa2	0xa3	PLPFC0L							
			0	0	0	0	0	0	0	0
0x1	0xa4	0xa5	PLPFC0H							
			0	0	0	0	0	0	0	0

This register is to set "LPF" block for DAC-path (playback) in digital signal flow. This is to set Enable/Disable and filter order.

#### PLPFC0L [7:0] / PLPFCOH [7:0]

This bit is to set low pass filter cut off frequency for DAC-path.

This value has to change by sampling frequency.

Please use Filter Setting Calculation program for \*PLPFC0L / PLPFC0H setting.

## Rec Programmable LPF Setting Register

MAPCON	IND	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0xa6	0xa7	-	-	-	-	-	-	RLPFOD	RLPFEN
			-	-	-	-	-	-	0	0

This register is to set "LPF" block for ADC-path (record) in digital signal flow. This is to set Enable/Disable and filter order.

This function is exclusive to "HPF2" controlled by HPF2EN of DSP Filter Function Enable register.

This function is effective for ADC-path (record) at "RLPFEN=1" and "SEMODE [7] =1".

#### **RLPFEN**

This bit is to set Enable/Disable of low pass filter for ADC-path

	This bit is to set Enable/Bloable of lew pass litter for 7.850 patri:								
	RLPFEN	Explanation							
ĺ	0	LPF for DAC-path is Disable (HPF2 is available)							
Ī	1	LPF for DAC-path is Enable (HPF2 is not available. HPF2EN-bit							
		is not valid)							

#### **RLPFOD**

This bit is to set number of low pass filter order for ADC-path.

RLPFOD	Explanation
0	LPF for ADC-path is second-order
1	LPF for ADC-path is first-order

# Rec Programmable LPF Coef (L) Register

Rec Programmable LPF Coef (H) Register

				Ü						
MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x1	0xa8	0xa9		RLPFC0L						
			0	0	0	0	0	0	0	0
0x1	0xaa	0xab				RLPI	-C0H			
			0	0	0	0	0	0	0	0

This register is to set "LPF" block for ADC-path (playback) in digital signal flow.

# Audio Analog Control2 Register

MAPCON	IND	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(initial)							
0x02	0x04	0x05	-	_	-	-	HPLSEN	ı	_	-
			-	_	1	-	1	1	_	-

## **HPLSEN**

This bit controls the level shifter for headphone amplifier

	This bit controls the level shifter for headphone amplifier.							
	Setting	Explanation						
ſ	0x0	Disable the level shifter for headphone amplifier						
ſ	0x1	Enable the level shifter for headphone amplifier						

# Audio Analog Control1 Register

MAPCON	INE	DEX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(initial)							
0x02	0x12	0x13	1	ı	ı	_	-	-	1	AREFI1EN
			-	_	_	_	-	_	_	1

#### **AREFI1EN**

This bit controls the reference current of the analog circuit for the audio block.

Setting	Explanation
0x0	Disable the reference current of the analog circuit for the audio block.
0x1	Enable the reference current of the analog circuit for the audio block.

Register MAP Control Register

MAPCON	INE	EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
0x2	0x1c	0x1d	-	-	-	-	-	-	MAP	CON
			-	-	-	-	-	-	0	0

#### **MAPCON**

Please refer to a register map about the target register to change front and back side of the register map, and to be replaced by.

The register is to set register map. Please refer register map about the map of the changing object.

Setting	Explanation
0x0	It is accessible to register MAP0
0x1	It is accessible to register MAP1
0x2	It is accessible to register MAP2
0x3	Prohibit

PLL External Components Setting Register

MAPCON	IND	)EX	b07	b06	b05	b04	b03	b02	b01	b00
	R	W	(Initial)							
2	0x00	0x01	-	-	-	-	-	-	-	EXMODE
			-	-	-	-	-	-	-	1

This register is to select use or not use the external filter for PLL.

#### **EXMODE**

This register is to select use or not use the external filter for PLL. When you use PLL with BCLK clock as a clock source, please set it to "1" by all means.

produce country	. 5) 4
EXMODE	Explanation
0x00	not use a external filter.
0x01	use a external filter.

# **Typical Performance Curves**




Figure 41. MIC Input Level [dBV] vs Output Level [dBFS] Analog Mic Input tot ADC out, PDATT=0




Figure 43. DAC input Level [dBFS] vs HPAMP Output Level [dB]




Figure 45. DAC input Level [dBFS] vs SPAMP-D Class Output Level [dB]




Figure 42. MIC Input Level [dBV] vs S/(N+D) [dBFS] Analog Mic Input tot ADC out, PDATT=0




Figure 44. DAC input Level [dBFS] vs HPAMP THD+N[dB]




Figure 46. DAC input Level [dBFS] vs SPAMP-D Class THD+N [dB]




Figure 47. DAC input Level [dBFS] vs SPAMP-AB Class Output Level [dB]




Figure 48. DAC input Level [dBFS] vs SPAMP-AB Class THD+N [dB]

## **Power dissipation**




Figure 49.VQFN040V6060 Package

Measuring instrument: TH-156 (Kuwano Electrical)

Measuring status: PCB mounting(Rohm)

PCB size: 74.2mm × 74.2mm × 1.6mm (PCB with thermal via)

The quarity of the material: FR4

The part of package bottom exposure heat sink connected PCB by solder.

PCB (1): 1-layer board (Size of copper foil on bottom: 23.69mm2), θja = 125.0°C/W

PCB (2): 4-layer board (Size of copper foil on top and bottom: 23.69mm2, 2nd and 3rd layer

Size of copper foil on bottom: 5505mm2), θja = 33.2°C/W

PCB (3): 4-layer board (Size of copper foil on bottom: 5505mm2), θja = 27.4°C/W

Please consider power dissipation by an actual using status, and perform the thermal design which has a margin enough. Although this product is exposing the frame on the bottom side of a package, heat dissipation processing is performed to this portion, and we assume raising and using heat dissipation efficiency. Please use not only PCB-top pattern but also PCB-bottom pattern, taking heat dissipation pattern as large as possible at it.

Although D-class speaker amplifier have very high efficiency compared with the conventional analog-speaker amplifier and there is also little generation of heat, when continuous action is carried out by the maximum output power, actual power dissipation may exceed Pd. Please consider the thermal design enough so that power dissipation of averaging output power does not exceed Pd.

(Tjmax : Maximum junction temperature=125°C, Ta : Ambient temperature[°C],  $\theta$ ja : Package thermal registance[°C/W], Poav : Averaging output power[W],  $\eta$  : Efficiency)

Package Power dissipation Pd (W) = (Tjmax - Ta) /  $\theta$ ja Circuit Power dissipation Pdiss (W) = Poav \* (1 /  $\eta$ - 1)

I/O equival	/O equivalence circuit(s)						
Terminal No.	Terminal Name	Terminal I/O	Terminal Power	Equivalent Circuit			
1 40	HPL HPR	0	HPVDD	HEVOD  HEVOS  HEVOS			
2	HPVDD	0	CPVDD	CPVDD  CPGND  CPGND			
4	HPVSS	0	CPVDD	CPGND CPN  HPVSS			
5	CPN	0	CPVDD	CPGND CPGND HPVSS			
6	SPVDD	-	SPVDD	SPGND			
7 8	SDOUT+ SPOUT-	0	SPVDD	SPVDD -q -q -777 SPGND			

Terminal No.	Terminal Name	Terminal I/O	Terminal Power	Equivalent Circuit	
9	SPGND	-	-	SPVDD	
10	VMID	0	REGOUT	REGOUT REGOUT REGOUT HGND2	
11	MICBIAS CAP	0	HVDD	HVDD  HVDD  HVDD  HVDD  HVDD	
12 13	MIN1 MIN2	I	REGOUT	REGOUT  HGND1	
14	HGND2	-	-	REGOUT HVDD	
15	HGND1	-	-	REGOUT HVDD	
16	N.C	-	-	—0	

Terminal No.	Terminal Name	Terminal I/O	Terminal Power	Equivalent Circuit	
17	HVDD	-	HVDD	THOUSE THE PROPERTY OF THE PRO	
18	REGOUT	-	HVDD	HVDD 	
19	PLLC	0	REGOUT	REGOUT  W  HGND1  HGND2	
20	RESETB	I	HVDD	HVDD HGND 1	
21 30	TSTO IRQB	0	HVDD	HVDD HGND1	
22 23 25 28	MCLKI CSB/SCL SCLK/SAD SAI_SDIN	I	HVDD	HVDD HGND1 HGND1	

Terminal No.	Terminal Name	Terminal I/O	Terminal Power	Equivalent Circuit	
24 26 27	SDATA/SDA SAI_LRCLK SAI_BCLK	Ю	HVDD	HVDD HGND1	
31 32 33 34	YP XP XN YN	0	TVDD	TYDD  TYDD  TYDD  TYDD  TYDD  TYDD	
35	TGND	-	-	DOAL	
36	TVDD	-	TVDD	TGND	
37	НРСОМ	-	-	HPVDD HPVSS	
38	CPVDD	-	CPVDD	CPGND	

Downloaded from: http://www.datasheetcatalog.com/

Terminal	Terminal	Terminal	Terminal	Equivalent Circuit	
No.	Name	I/O	Power		
39	СРР	-	CPVDD	CPVDD CPGND	

## **Operational Notes**

#### 1) Absolute Maximum Ratings

An excess in the absolute maximum ratings, such as supply voltage, temperature range of operating conditions, etc., can break down devices, thus don't exceed the absolute maximum ratings of supply voltage, temperature. If any special mode exceeding the absolute maximum ratings is assumed, consideration should be given to take physical safety measures including the use of fuses, etc.

#### 2) GND voltage

Make setting of the potential of the GND terminal so that it will be maintained at the minimum in any operating state.

#### 3) Short circuit between terminals and erroneous mounting

In order to mount ICs on a set PCB, pay thorough attention to the direction and offset of the ICs. Erroneous mounting can break down the ICs. Furthermore, if a short circuit occurs due to foreign matters entering between terminals or between the terminal and the power supply or the GND terminal, the ICs can break down.

#### 4) Operation in strong electromagnetic field

Be noted that using ICs in the strong electromagnetic field can malfunction them.

# 5) Thermal design

If use speaker amplifier function, please consider power dissipation by an actual using status, and perform the thermal design which have a margin enough. If an input signal is made excessive in the state with insufficient heat dissipation, desired output power may not only be securable, but the thermal shutdown may operate.

#### 6) Thermal shutdown

This IC has the thermal shutdown circuit. If the thermal shutdown operates, speaker output terminal and line output terminal will stop in the open state(high inpedance state). The thermal shutdown is only a function for suspending the output operation of IC to the last at the time of the thermal run-away under the abnormal condition in which chip temperature(Tjmax) exceeded 170 degrees. It is a circuit to protect IC, and the purpose is not offering protection and a guarantee of the set.

#### 7) Short protection of output terminals

This IC has the short protect function for output terminals. If the short protect function operates, output terminal will be latched and stop in the open state(high inpedance state). After a stop, even if a short state is removed, it does not return to normal operation automatically. Please once turn off a power supply or a shutdown signal to make it return, and let turn on again and reboot.

## 8) Operating condition

Operating voltage and operating temperature are ranges which perform basic function. Electrical characteristics and absolute maximum rating are not guaranteed in full voltage range or full temperature range.

#### 9) Electrical characteristics specification

Each audio characteristic specification, such as limit output power, total harmonic distortion shows the standard performance of the device, and depends for it on board layout / use parts / power supply part greatly. Typical specification value is a value when a device and each parts are directly mounted in the board of Rohm's standard.

### 10) Power supply

Large peak current rushes into a SPVDD power supply line at the time of ClassD speaker amplifier use.

The audio characteristic is affected by the value of a power supply decoupling capacitor, and layout.

The power supply decoupling capacitor should be layouted (1uF or more) with sufficiently low ESR (equivalent series resistance) to most close of IC terminal.

Moreover, in the design of a board pattern, the wiring of a power supply / GND line should become low impedance. In that case, even if digital power supply and analog power supply are same potential, please devide the digital power pattern and the analog power pattern and reduce a surroundings lump of the digital noise to the analog power supply by the common impedance of a wiring pattern.

Please take the same pattern design into consideration also about a GND line. Moreover, while inserting a capacitor between power supply-GND terminals about all the power supply terminals of LSI, and please determine the value of capacitor after sufficient confirmation that there is no problem in the characteristics of capacitors to be used (a capacity omission happens at low temperature) in the case of electrolytic capacitors use.

## 11) External capacitor


In order to use a ceramic capacitor as the external capacitor, determine the constant with consideration given to a degradation in the nominal capacitance due to DC bias and changes in the capacitance due to temperature, etc.

#### 12) Status of this document


The Japanese version of this document is formal specification. A customer may use this translation version only for a reference to help reading the formal version.

If there are any differences in translation version of this document formal version takes priority.


# **Ordering Information**



# **Physical Dimension, Tape and Reel Information**



# **Marking Diagrams**



# **Revision History**

Date	Revision	Changes
23.Jun.2014	001	Rev.001 First revision release
26.Oct.2015	002	P1. Change the Height of Package P4. Change the application circuit P13. Change the VMIC reference voltage (SPVDD=> HVDD) P38, P48,P49,P50,P51,P73 Register function explanation and register details explanation - Removed MCLKOE bit and ADCREN bit, - Added Analog Input Power Management, Speaker Amplifier Power Management registers MAPCON setting - Changed ZCEN explanation(PDATT => EFFECT VOLUME) - Added the explanation of Playback Digital Attenuator Control Register /B "FFh setting" - Changed HPLSEN bit of Audio analog contol2 register

Downloaded from: http://www.datasheetcatalog.com/

# **Notice**

## **Precaution on using ROHM Products**

Our Products are designed and manufactured for application in ordinary electronic equipments (such as AV equipment, OA equipment, telecommunication equipment, home electronic appliances, amusement equipment, etc.). If you intend to use our Products in devices requiring extremely high reliability (such as medical equipment (Note 1), transport equipment, traffic equipment, aircraft/spacecraft, nuclear power controllers, fuel controllers, car equipment including car accessories, safety devices, etc.) and whose malfunction or failure may cause loss of human life, bodily injury or serious damage to property ("Specific Applications"), please consult with the ROHM sales representative in advance. Unless otherwise agreed in writing by ROHM in advance, ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of any ROHM's Products for Specific Applications.

(Note1) Medical Equipment Classification of the Specific Applications

JÁPAN	USA	EU	CHINA
CLASSⅢ	CL ACCTI	CLASS II b	CL ACCIII
CLASSIV	CLASSⅢ	CLASSⅢ	CLASSⅢ

- 2. ROHM designs and manufactures its Products subject to strict quality control system. However, semiconductor products can fail or malfunction at a certain rate. Please be sure to implement, at your own responsibilities, adequate safety measures including but not limited to fail-safe design against the physical injury, damage to any property, which a failure or malfunction of our Products may cause. The following are examples of safety measures:
  - [a] Installation of protection circuits or other protective devices to improve system safety
  - [b] Installation of redundant circuits to reduce the impact of single or multiple circuit failure
- 3. Our Products are designed and manufactured for use under standard conditions and not under any special or extraordinary environments or conditions, as exemplified below. Accordingly, ROHM shall not be in any way responsible or liable for any damages, expenses or losses arising from the use of any ROHM's Products under any special or extraordinary environments or conditions. If you intend to use our Products under any special or extraordinary environments or conditions (as exemplified below), your independent verification and confirmation of product performance, reliability, etc, prior to use, must be necessary:
  - [a] Use of our Products in any types of liquid, including water, oils, chemicals, and organic solvents
  - [b] Use of our Products outdoors or in places where the Products are exposed to direct sunlight or dust
  - [c] Use of our Products in places where the Products are exposed to sea wind or corrosive gases, including Cl<sub>2</sub>, H<sub>2</sub>S, NH<sub>3</sub>, SO<sub>2</sub>, and NO<sub>2</sub>
  - [d] Use of our Products in places where the Products are exposed to static electricity or electromagnetic waves
  - [e] Use of our Products in proximity to heat-producing components, plastic cords, or other flammable items
  - [f] Sealing or coating our Products with resin or other coating materials
  - [g] Use of our Products without cleaning residue of flux (even if you use no-clean type fluxes, cleaning residue of flux is recommended); or Washing our Products by using water or water-soluble cleaning agents for cleaning residue after soldering
  - [h] Use of the Products in places subject to dew condensation
- 4. The Products are not subject to radiation-proof design.
- 5. Please verify and confirm characteristics of the final or mounted products in using the Products.
- 6. In particular, if a transient load (a large amount of load applied in a short period of time, such as pulse. is applied, confirmation of performance characteristics after on-board mounting is strongly recommended. Avoid applying power exceeding normal rated power; exceeding the power rating under steady-state loading condition may negatively affect product performance and reliability.
- 7. De-rate Power Dissipation depending on ambient temperature. When used in sealed area, confirm that it is the use in the range that does not exceed the maximum junction temperature.
- 8. Confirm that operation temperature is within the specified range described in the product specification.
- 9. ROHM shall not be in any way responsible or liable for failure induced under deviant condition from what is defined in this document.

### Precaution for Mounting / Circuit board design

- 1. When a highly active halogenous (chlorine, bromine, etc.) flux is used, the residue of flux may negatively affect product performance and reliability.
- 2. In principle, the reflow soldering method must be used on a surface-mount products, the flow soldering method must be used on a through hole mount products. If the flow soldering method is preferred on a surface-mount products, please consult with the ROHM representative in advance.

For details, please refer to ROHM Mounting specification

Notice-PGA-E Rev.002

## **Precautions Regarding Application Examples and External Circuits**

- 1. If change is made to the constant of an external circuit, please allow a sufficient margin considering variations of the characteristics of the Products and external components, including transient characteristics, as well as static characteristics.
- You agree that application notes, reference designs, and associated data and information contained in this document are presented only as guidance for Products use. Therefore, in case you use such information, you are solely responsible for it and you must exercise your own independent verification and judgment in the use of such information contained in this document. ROHM shall not be in any way responsible or liable for any damages, expenses or losses incurred by you or third parties arising from the use of such information.

#### **Precaution for Electrostatic**

This Product is electrostatic sensitive product, which may be damaged due to electrostatic discharge. Please take proper caution in your manufacturing process and storage so that voltage exceeding the Products maximum rating will not be applied to Products. Please take special care under dry condition (e.g. Grounding of human body / equipment / solder iron, isolation from charged objects, setting of lonizer, friction prevention and temperature / humidity control).

## **Precaution for Storage / Transportation**

- 1. Product performance and soldered connections may deteriorate if the Products are stored in the places where:
  - [a] the Products are exposed to sea winds or corrosive gases, including Cl2, H2S, NH3, SO2, and NO2
  - [b] the temperature or humidity exceeds those recommended by ROHM
  - [c] the Products are exposed to direct sunshine or condensation
  - [d] the Products are exposed to high Electrostatic
- Even under ROHM recommended storage condition, solderability of products out of recommended storage time period
  may be degraded. It is strongly recommended to confirm solderability before using Products of which storage time is
  exceeding the recommended storage time period.
- 3. Store / transport cartons in the correct direction, which is indicated on a carton with a symbol. Otherwise bent leads may occur due to excessive stress applied when dropping of a carton.
- 4. Use Products within the specified time after opening a humidity barrier bag. Baking is required before using Products of which storage time is exceeding the recommended storage time period.

## **Precaution for Product Label**

QR code printed on ROHM Products label is for ROHM's internal use only.

#### **Precaution for Disposition**

When disposing Products please dispose them properly using an authorized industry waste company.

#### **Precaution for Foreign Exchange and Foreign Trade act**

Since concerned goods might be fallen under listed items of export control prescribed by Foreign exchange and Foreign trade act, please consult with ROHM in case of export.

#### **Precaution Regarding Intellectual Property Rights**

- 1. All information and data including but not limited to application example contained in this document is for reference only. ROHM does not warrant that foregoing information or data will not infringe any intellectual property rights or any other rights of any third party regarding such information or data.
- 2. ROHM shall not have any obligations where the claims, actions or demands arising from the combination of the Products with other articles such as components, circuits, systems or external equipment (including software).
- 3. No license, expressly or implied, is granted hereby under any intellectual property rights or other rights of ROHM or any third parties with respect to the Products or the information contained in this document. Provided, however, that ROHM will not assert its intellectual property rights or other rights against you or your customers to the extent necessary to manufacture or sell products containing the Products, subject to the terms and conditions herein.

## **Other Precaution**

- 1. This document may not be reprinted or reproduced, in whole or in part, without prior written consent of ROHM.
- 2. The Products may not be disassembled, converted, modified, reproduced or otherwise changed without prior written consent of ROHM.
- In no event shall you use in any way whatsoever the Products and the related technical information contained in the Products or this document for any military purposes, including but not limited to, the development of mass-destruction weapons.
- The proper names of companies or products described in this document are trademarks or registered trademarks of ROHM, its affiliated companies or third parties.

Notice-PGA-E Rev.002

#### **General Precaution**

- 1. Before you use our Products, you are requested to care fully read this document and fully understand its contents. ROHM shall not be in any way responsible or liable for failure, malfunction or accident arising from the use of a ny ROHM's Products against warning, caution or note contained in this document.
- 2. All information contained in this docume nt is current as of the issuing date and subject to change without any prior notice. Before purchasing or using ROHM's Products, please confirm the latest information with a ROHM sale s representative.
- 3. The information contained in this document is provided on an "as is" basis and ROHM does not warrant that all information contained in this document is accurate an d/or error-free. ROHM shall not be in an y way responsible or liable for any damages, expenses or losses incurred by you or third parties resulting from inaccuracy or errors of or concerning such information.

Notice – WE © 2015 ROHM Co., Ltd. All rights reserved.