International
IOR Rectifier

PD-94713C

IRHMS597064
JANSR2N7524T1

RADIATION HARDENED POWER MOSFET THRU-HOLE (Low-Ohmic TO-254AA)

60V, P-CHANNEL
REF: MIL-PRF-19500/733

TECHNOLOGY

Product Summary

Part Number	Radiation Level	$R_{DS(on)}$	I_D	QPL Part Number
IRHMS597064	100K Rads (Si)	0.017Ω	-45A*	JANSR2N7524T1
IRHMS593064	300K Rads (Si)	0.017Ω	-45A*	JANSF2N7524T1

Low-Ohmic TO-254AA

International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low $R_{DS(on)}$ and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

Features:
- Low $R_{DS(on)}$
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Ceramic Eyelets
- Electrically Isolated
- Light Weight

Absolute Maximum Ratings

Pre-Irradiation

	Parameter		Units
I_D @ V_{GS} = -12V, T_C = 25°C	Continuous Drain Current	-45*	A
I_D @ V_{GS} = -12V, T_C = 100°C	Continuous Drain Current	-45*	
I_{DM}	Pulsed Drain Current ①	-180	
P_D @ T_C = 25°C	Max. Power Dissipation	208	W
	Linear Derating Factor	1.67	W/°C
V_{GS}	Gate-to-Source Voltage	±20	V
E_{AS}	Single Pulse Avalanche Energy ②	890	mJ
I_{AR}	Avalanche Current ①	-45	A
E_{AR}	Repetitive Avalanche Energy ①	20.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-3.8	V/ns
T_J T_{STG}	Operating Junction Storage Temperature Range	-55 to 150	°C
	Lead Temperature	300 (0.063 in./1.6 mm from case for 10s)	
	Weight	9.3 (Typical)	g

* Current is limited by package

For footnotes refer to the last page

03/30/12

Downloaded from: http://www.datasheetcatalog.com/

Electrical Characteristics @ Tj = 25°C (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	—	V	V_{GS} = 0V, I_D = -1.0mA
$\Delta BV_{DSS}/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	-0.064	—	V/°C	Reference to 25°C, I_D = -1.0mA
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance	—	—	0.017	Ω	V_{GS} = -12V, I_D = -45A ④
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	—	-4.0	V	V_{DS} = V_{GS}, I_D = -1.0mA
g_{fs}	Forward Transconductance	39	—	—	S	V_{DS} = -15V, I_{DS} = -45A ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	-10	µA	V_{DS} = -48V ,V_{GS} = 0V
		—	—	-25		V_{DS} = -48V, V_{GS} = 0V, T_J =125°C
I_{GSS}	Gate-to-Source Leakage Forward	—	—	-100	nA	V_{GS} = -20V
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	100		V_{GS} = 20V
Q_g	Total Gate Charge	—	—	160	nC	V_{GS} =-12V, I_D = -45A
Q_{gs}	Gate-to-Source Charge	—	—	60		V_{DS} = -30V
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	65		
$t_{d(on)}$	Turn-On Delay Time	—	—	35	ns	V_{DD} = -30V, I_D = -45A
t_r	Rise Time	—	—	150		V_{GS} =-12V, R_G = 2.35Ω
$t_{d(off)}$	Turn-Off Delay Time	—	—	100		
t_f	Fall Time	—	—	35		
$L_S + L_D$	Total Inductance	—	6.8	—	nH	Measured from Drain lead (6mm /0.25in. from package) to Source lead (6mm /0.25in from package) with Source wires internally bonded from Source Pin to Drain Pad
C_{iss}	Input Capacitance	—	8040	—	pF	V_{GS} = 0V, V_{DS} = -25V
C_{oss}	Output Capacitance	—	2780	—		f = 1.0MHz
C_{rss}	Reverse Transfer Capacitance	—	310	—		
R_g	Internal Gate Resistance	—	2.2	—	Ω	f = 0.75MHz, open drain

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	-45*	A	
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	-180		
V_{SD}	Diode Forward Voltage	—	—	-5.0	V	T_j = 25°C, I_S = -45A, V_{GS} = 0V ④
t_{rr}	Reverse Recovery Time	—	—	110	ns	T_j = 25°C, I_F =-45A, di/dt ≤ -100A/µs
Q_{RR}	Reverse Recovery Charge	—	—	460	nC	V_{DD} ≤ -25V ④
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R_{thJC}	Junction-to-Case	—	—	0.60	°C/W	
R_{thCS}	Case-to-Sink	—	0.21	—		
R_{thJA}	Junction-to-Ambient	—	—	48		Typical socket mount

Note: Corresponding Spice and Saber models are available on International Rectifier Website.

For footnotes refer to the last page

Downloaded from: http://www.datasheetcatalog.com/

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ Tj = 25°C, Post Total Dose Irradiation ⑤⑥

	Parameter	100K Rads (Si)[1]		300KRads (Si)[2]		Units	Test Conditions
		Min	Max	Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	-60	—	-60	—	V	V_{GS} = 0V, I_D = -1.0mA
$V_{GS(th)}$	Gate Threshold Voltage	-2.0	-4.0	-2.0	-5.0		V_{GS} = V_{DS}, I_D = -1.0mA
I_{GSS}	Gate-to-Source Leakage Forward	—	-100	—	-100	nA	V_{GS} =-20V
I_{GSS}	Gate-to-Source Leakage Reverse	—	100	—	100		V_{GS} = 20 V
I_{DSS}	Zero Gate Voltage Drain Current	—	-10	—	-10	µA	V_{DS} = -48V, V_{GS} = 0V
$R_{DS(on)}$	Static Drain-to-Source ④ On-State Resistance (TO-3)	—	0.017	—	0.017	Ω	V_{GS} = -12V, I_D = -45A
$R_{DS(on)}$	Static Drain-to-Source On-State ④ Resistance (Low-Ohmic TO-254)	—	0.017	—	0.017	Ω	V_{GS} = -12V, I_D = -45A
V_{SD}	Diode Forward Voltage ④	—	-5.0	—	-5.0	V	V_{GS} = 0V, I_S = -45A

1. Part number: IRHMS597064, JANSR2N7524T1
2. Part number: IRHMS593064, JANSF2N7524T1

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Typical Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm²))	Energy (MeV)	Range (µm)	VDS (V)				
				@VGS=0V	@VGS=5V	@VGS=10V	@VGS=15V	@VGS=20V
Br	37.3	285	36.8	- 60	- 60	- 60	- 60	- 60
I	59.9	345	32.7	- 60	- 60	- 60	- 45	- 25
Au	82.3	357	28.5	- 60	- 60	- 60	—	—



Fig a. Typical Single Event Effect, Safe Operating Area

For footnotes refer to the last page

Downloaded from: http://www.datasheetcatalog.com/



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



Fig 4. Normalized On-Resistance Vs. Temperature

Downloaded from: http://www.datasheetcatalog.com/



Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage



Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage



Fig 7. Typical Source-Drain Diode Forward Voltage



Fig 8. Maximum Safe Operating Area

Downloaded from: http://www.datasheetcatalog.com/



Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit



Fig 10b. Switching Time Waveforms



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Downloaded from: http://www.datasheetcatalog.com/



Fig 12a. Unclamped Inductive Test Circuit



Fig 12b. Unclamped Inductive Waveforms



Fig 12c. Maximum Avalanche Energy Vs. Drain Current



Fig 13a. Basic Gate Charge Waveform



Fig 13b. Gate Charge Test Circuit

Downloaded from: http://www.datasheetcatalog.com/

Footnotes:

① Repetitive Rating; Pulse width limited by maximum junction temperature.

② $V_{DD} \leq -30V$, starting $T_J = 25°C$, L = 0.88mH Peak $I_L = -45A$, $V_{GS} = -12V$

③ $I_{SD} \leq -45A$, di/dt ≤ -417A/µs, $V_{DD} \leq -60V$, $T_J \leq 150°C$

④ Pulse width ≤ 300 µs; Duty Cycle ≤ 2%

⑤ **Total Dose Irradiation with V_{GS} Bias.** -12 volt V_{GS} applied and V_{DS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

⑥ **Total Dose Irradiation with V_{DS} Bias.** -48 volt V_{DS} applied and V_{GS} = 0 during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions —Low-Ohmic TO-254AA



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
3. CONTROLLING DIMENSION: INCH.
4. CONFORMS TO JEDEC OUTLINE TO-254AA.

PIN ASSIGNMENTS

1 = DRAIN
2 = SOURCE
3 = GATE

CAUTION

BERYLLIA WARNING PER MIL-PRF-19500

Package containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllium.

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105
IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776
TAC Fax: (310) 252-7903
Visit us at www.irf.com for sales contact information.

Data and specifications subject to change without notice. 03/2012

Downloaded from: http://www.datasheetcatalog.com/