TOSHIBA

32-Bit TX System RISC TX39 Family TX3916F

TOSHIBA CORPORATION

Capricorn 2

Functional Specification

Scope:

This document describes the basic functions of TX3916F "Capricorn2". This document is meant to provide all information, which is needed to program and operate the device from a software developer's point of view.

Document History:

Rev.	Date	Changes
PA1	20-Sep-00	initial draft
PA2	05-Dec-00	second draft with major updates
PA3	17-Jan-01	removed HALT and BOOT16 pin; corrections in CCR and DMAC
PA4	05-Feb-01	minor changes in MEMC, DMAC, TXSEI part.
PA5	21-Feb-01	some more improvements and enhancements
PA6	21-Feb-01	latest pinout
PA7	01-Mar-01	new layout, new document structure, minor changes in most chapters
PA8	11-Apr-01	corrections of the GDC's digital output to the PIOs
PA9	20-Apr-01	added electrical characteristics
PA10	24-Apr-01	updated GDC part
PA11	20-Jun-01	changed power pin, pin 53 => no connect
PA12	28-Jun-01	review and corrections of MEMC, SRAMC, appendix chapters

printed: 17 December 2001

i

Table of Contents

Handling precautions

1.	The '	TX3916F	1-1
	1.1	Applications and References	1-1
	1.2	Features	1-2
	1.3	Differences Between TX3903AF and TX3916F	1-3
	1.4	Structure of TX3916F and a System Example	1-4
	1.5	Address Map	1-6
	1.6	Clocks	1-8
	1.7	Resets	1-9
	1.8	Time-Out-Error Control Unit	1-10
	1.9	Operating Modes of TX3916F	1-10
	1.10	Chip Configuration Register (CCR)	1-11
2.	Mem	ory Controller (MC)	2-1
	2.1	Structure of Memory Controller	2-2
	2.2	Example Memory Configuration	2-3
	2.3	Ports of Memory Controller	2-6
	2.4	Registers	2-6
	2.5	SDRAMC Functions	2-7
	2.6	MEMC Function	2-19
3.	Grap	hics Display Controller (GDC)	3-1
	3.1	GDC Structure	3-2
	3.2	Internal Blockdiagram	3-9
	3.3	Registers	3-10
	3.4	Setting Example	3-18
4.	Inter	rupt Controller (INTC)	4-1
	4.1	Basic Interrupt Handling	4-1
	4.2	Registers	4-2
	4.3	Non Maskable Interrupt	4-4
5	TIM	FB	5-1
5.	5 1	PWM Timer	
	5.2	Periodic Timers	5_3
~	J.2		
6.	Dire	Descrementing the DMA Controller	
	6.1	Programming the DMA Controller	6-2
	0.2	Kegisters	0-3
7.	CAN	Module (TXCAN)	7-1
	7.1	Block Diagram	7-2
	7.2	TXCAN Registers	7-3
	7.3	TXCAN Interrupt Logic	7-22
	7.4	TXCAN Operation Modes	7-25
	7.5	Handling of Message-Objects	7-30
8.	Paral	llel Interface (PORT)	8-1
9.	Sync	hronous Serial I/O (TXSEI)	9-1
	9.1	TXSEI Structure	9-2
	9.2	Registers	9-3

TOSHIBA

TXSEI Operations	
Interrupts	9-16
nchronous Serial Interface (UART)	
Registers	
Operations on Serial Interface	
Timing	
endix	11-1
Pin Assignment	11-1
Pin Functions	11-5
Register Overview of TX3916F	
Electrical Characteristics	
	TXSEI Operations Interrupts nchronous Serial Interface (UART) Registers Operations on Serial Interface Timing Pendix Pin Assignment Pin Functions. Register Overview of TX3916F Electrical Characteristics

1. The TMPR3916F

1.1 Applications and References

The TMPR3916F is a family member of Toshiba's 32-bit system RISC family. As an application-specific standard product (ASSP) it is designed for a wide range of applications such as:

- Car Navigation Systems
- Driver Information Displays
- Personal Digital Assistants (PDAs)
- Musical Instruments
- Electronic Book Players

The TMPR3916F uses a TX39/H core as its CPU. The TX39/H CPU core is a RISC processor developed by Toshiba based on the R3000A architecture of MIPS Technologies Inc. .

In addition to the processor core, this ASSP includes peripheral circuits such as a graphics display controller, a memory controller, a DMA controller, several serial communication interfaces, CAN-bus interfaces, interval timers and general purpose I/Os.

Please refer to the following document for information about the TX39 core architecture, including the instruction set:

32-Bit TX System RISC TX39 Family Architecture (Document Number 44137D)

1.2 Features

Miscellaneous:

- 60 MHz maximum operating frequency:
- 208 pin QFP package (QFP208-P-2828-0.50)
- 3.3 V power supply voltage
- ca. 1200mW Maximum Power Dissipation
- -40°C to 85°C operating ambient temperature
- Built-in clock generator
- 5V tolerant I/Os on UARTs, TXSEI and CAN-bus interface
- Unified memory architecture with a high performance dual bus structure (Video bus + CPU bus)

Graphics Display Controller:

- Four-layer (A-D) overlay hardware processing with transparent color:
- Layer A, B can display 256 out of 64 K colors each
- Layer C, D can display 16 out of 64 K colors each
- Alternatively layer A may be configured in picture mode with 64K colors
- SDRAM and SRAM frame-buffer memory (SRAM recommended only for low resolutions)
- Burst access to frame-buffer memory
- 16 bytes built-in dot buffer
- Built-in color look-up tables (for plane A -D, 544 colors in total)
- Built-in three-channel 6-bit video DAC, alternatively connection to digital displays (digital RGB output)
- Dotclock, horizontal and vertical synchronisation signals can be generated internally or input from external device

Built-in TX39 Core:

- Toshiba-developed TX39H core based on MIPS R3000A architecture
- 4 KB Instruction Cache, 1 KB Data Cache
- Built-in debug support unit for in-system debugging incl. real time PC-tracing
- Big-endian coding

Peripheral Controllers:

- Memory Controller (MEMC), 4 channels for SRAM, ROM, Flash
- SDRAM controller (SDRAMC), 2 channels
- DMA controller (DMAC), 2 channels
- Interrupt controller (INTC), 13 internal interrupts, 3 external interrupts, 1 non-maskable interrupt (NMI)
- Serial I/O : UART 4 channels, TXSEI 1 channel (SPI compatible, with FIFO's)
- CAN-bus controller (TXCAN), 2 channels, 16 mailboxes each
- 30 Pin General Purpose I/O's (PORT)

1.3 Differences Between TX3903AF and TMPR3916F

In catchwords this section explains changed features of TMPR3916F in comparison to its predecessor TX3903AF. For detailed information please have a deeper look into this document.

- 60 MHz operating frequency
- added dual CAN device
- added TXSEI functionality
- added two channel SDRAM Controller
- separate Video- and CPU-bus to SDRAM in order to increase system performance
- removed EDO-DRAM channels from MEMC
- no more support of pipelined burst SRAM
- graphics display controller: increased number of colors from 16 to 256 in layer A and B
- raised number of 16 general purpose IOs to 30 and added capability of triggering interrupt
- extended timer functionality to PWM-support
- increased number of internal interrupts
- modified UART incl. register structure
- external bus-master functionality is not supported any more

1.4 Structure of TMPR3916F and a System Example

The following picture shows the block diagram of the TMPR3916F:



Figure 1.4.1 Block Diagram TMPR3916F



The following picture shows a system example with TMPR3916F:

Figure 1.4.2 System Example Using TMPR3916F

1.5 Address Map

Memory Area of TX39-CPU	Physical Address	Memory Device	Special Use in TMPR3916F
Kernel Uncached/ Cached (kseg0, kseg1)	0x0000 0000	SDRAM, SRAM, ROM *	interrupt vector at 0x0000 0080
	0x1C00 0000	internal register	devices of TMPR3916F
	0x1E00 0000	SDRAM, SRAM, ROM *	
	0x1FC0 0000	Boot ROM	start address after reset or NMI
Inaccessible	0x2000 0000		
	0x4000 0000		
User / Kernel Cached (kuseg)		SDRAM, SRAM, ROM *	
User / Kernel Uncached (kuseg - reserved)	0xBF00 0000		
Kernel Cached (kseg2)	0xC000 0000		
Kernel Uncached (kseg2 - reserved)	0xFF00 0000		

The following table shows the memory map of TMPR3916F.

Figure 1.5.1 TMPR3916F's Memory Map

* For SDRAM, SRAM or ROM shown in the above table, the software can define the address range of the connected memory devices. For further information see chapter "Memory Controller".

Address Range (physical address)	Address Range (virtuell address)	Device
0x1C00_0000 0x1C00_07FF	0xBC00_0000 0xBC00_07FF	Asynchronous Serial Interface (UART)
0x1C00_8000 0x1C00_FFFF	0xBC00_8000 0xBC00_FFFF	Synchronous Serial Interface (TXSEI)
0x1C01_0000 0x1C01_FFFF	0xBC01_0000 0xBC01_FFFF	TIMER
0x1C02_0000 0x1C02_7FFF	0xBC02_0000 0xBC02_7FFF	Memory Controller (MEMC)
0x1C02_8000 0x1C02_FFFF	0xBC02_8000 0xBC02_FFFF	Memory Controller (SDRAMC)
0x1C03_0000 0x1C03_FFFF	0xBC03_0000 0xBC03_FFFF	Parallel Interface (PORT)
0x1C04_0000 0x1C04_FFFF	0xBC04_0000 0xBC04_FFFF	Interrupt Controller (INTC)
0x1C05_0000 0x1C05_FFFF	0xBC05_0000 0xBC05_FFFF	Graphic Display Controller (GDC)
0x1C06_0000 0x1C06_FFFF	0xBC06_0000 0xBC06_FFFF	Direct Memory Access Controller (DMAC)
0x1C07_0000 0x1C07_7FFF	0xBC07_0000 0xBC07_7FFF	CAN Module (TXCAN), channel 0
0x1C07_8000 0x1C07_FFFF	0xBC07_8000 0xBC07_FFFF	CAN Module (TXCAN), channel 1
0x1C08_0000 0x1C08_FFFF	0x1B08_0000 0x1B08_FFFF	Chip Configuration Register (CCR)

The following table shows the address ranges of the internal devices:

Figure 1.5.2 Physical and Virtual Addresses for Internal Devices

Note: Please note that addresses seen on GBUS are physical. Therefore virtual addresses can only be used in program code and will be translated before being output to the bus.

1.6 Clocks

The TMPR3916F incorporates an eight-times PLL **clock generator**. Connect a crystal oscillator with 1/8 the frequency of the processor clock (processor clock = TX39 core input clock frequency). To reduce power dissipation and simplify system design, the TMPR3916F can control the TX39 core operating frequency and the bus operation reference frequency.

Clock Types:

• Master clock

Master clock regulates the TMPR3916F operations. The clock is eight times the frequency of the external crystal oscillator.

Processor clock

This clock is used for TMPR3916F processor core operations. It has the same frequency as the master clock. (When using this clock, set reduced frequency indicator RF[1:0] of the core configuration register to 00. The processor clock will not operate if RF is set to any other value.)

• System clock

The system clock regulates the TMPR3916F bus operations. It is generated from the processor clock and is of the same frequency and phase. This clock is output to pin SYSCLK.

Setting the CLKEN pin to low**stops all clocks** of the device. The SYSCLK pin is set to high in this state and power-consumption is reduced to a minimum. The processor can resume its function immediately after the CLKEN pin has been asserted. For further information see chapter "Electrical Characteristics".

1.7 Resets

Setting RESET* = Low resets the TMPR3916F.

RESET* should be held Low for at least 10 cycles of system clock (SYSCLK). Because the RESET* signal is synchronized with the TMPR3916F internal clock, the RESET* signal can be set asynchronously to system clock.

At a reset the TMPR3916F will do the following operations:

- Pipeline will be stalled, internal states reset.
- The valid and lock bits of the TX39 cache will be cleared.

During reset period the output signals have the following states:

A[31:2]	=	undefined
D[31:0]	=	undefined
BE[3:0]*	=	"High"
RD*, WR*	=	"High"
BURST*	=	"High"
LAST*	=	"High"
SYSCLK	=	continues outputting clock

1.8 Time-Out-Error Control Unit

This unit is a kind of watchdog unit for the internal CPU-bus.

When a master sends a GBSTART signal, the Time-Out Error Control Unit starts counting cycles. If no reaction has been detected on the bus, an internal acknowledging GACK is generated after 1024 cycles so that the bus is free for interaction again.

1.9 Operating Modes of TMPR3916F

In Normal Mode, the TX39 core and peripheral circuits operate at maximum frequency.

Halt Mode halts the core operations and reduces power dissipation by stopping the clock in the TX39 core.

To switch to Halt mode, set the Halt bit of the Configuration Register in TX39 core.

In Halt mode, the TX39 core holds the status of the pipeline processing and stops the core operations. The write buffer does not stop. If data remains in the write buffer when Halt mode is selected, write operations continue until the write buffer becomes empty. Also SYSCLK does not stop.

The processor is released from HALT mode by using the NMI* signal, RESET* signal or by any kind of enabled interrupt. The corresponding exception handler is executed after the HALT mode has been released.

Doze Mode halts some TX39 core operations and reduces power dissipation. Unlike Halt mode, only some clocks in the processor core stop, allowing external bus release requests to be received. Also the peripheral blocks continue operating normally in Doze mode.

To switch to Doze mode, set the Doze bit of the configuration register in TX39 core.

Standby Mode halts the clock generator PLL circuit operation and reduces power dissipation.

First, set CLKEN pin to low to stop the clock supply. Then, set PLLOFF* pin to low to halt the PLL circuit operations.

1.10 Chip Configuration Register (CCR)

The configuration register is used to configure chip functions concerning more than one module.

Bit	31	30	29	28	27	26	25	24
Name			_	_			VIEWDAC	SFB
Bit	23	22	21	20	19	18	17	16
Name	_		CA	NM			CANDIV	
Bit	15	14	13	12	11	10	9	8
Name		_		SEIMUX	-	_	TOE	BEOW
Bit	7	6	5	4	3	2	1	0
Name	DMA1CC					DMA	VOCC	

Bit	Name	Function	Reset Value	R/W
31:26	_	Wired to zero	0	R
25	VIEWDAC	By using this bit it is possible to power down the VIEWDAC. 0 = Disables the VIEWDAC 1 = Enables the VIEWDAC (default)	1	R/W
24	SFB	SRAM Frame Buffer: 0 = Display frame is stored in SDRAM 1 = Display frame is stored in SRAM	0	R/W
23:22		Wired to zero	00	R
21:20	CANM	CAN operation mode 00 = Normal mode X1 = Internal test mode 10 = 2 internal CAN on one TX/RX pair, 1 Transceiver	00	R/W
19		Wired to zero	0	R
18:16	CANDIV	The CANDIV bits set the clock divider for the CAN modules. The following table shows possible settings and the corresponding divider ratios. 000 = Invalid setting 001 = System clock divided by 2 010 = System clock divided by 3 (default) 011 = System clock divided by 4 100 = System clock divided by 5 101 = System clock divided by 6 110 = System clock divided by 7 111 = System clock divided by 8	010	R/W
15:13		Wired to zero	0	R
12	SEIMUX	Determines whether the TXSEI or the UART use pins PIO16 to PIO29. 0 = The UART uses pins 1 = The TXSEI uses pins		R/W
11:10		Wired to zero	0	R
9	TOE	Time-Out Error Control The time-out error counter aborts bus transactions with exception after 1024 cycles, if they are not responded to. 0 = No time-out on internal bus 1 = Abort not responded access on internal bus	1	R/W

Bit	Name	Function		R/W
8	BEOW	Bus Error on Write	1	R/W
		This bit determines, if a write transaction on internal bus will aborted,		
		when no device responds after 1024 cycles.		
		0 = No bus-error on time-out at write		
		1 = Generate bus-error on time-out at write		
7:4	DMA1CC	These bits are used to select devices for DMA transfers of DMA channel 1.	1111	R/W
		0000 = UART0, Transmission		
		0001 = UART0, Reception		
		0010 = UART1, Transmission		
		0011 = UART1, Reception		
		0100 = UART2, Transmission		
		0101 = UART2, Reception		
		0110 = UART3, Transmission		
		0111 = UART3, Reception		
		1000 = TXSEI, Transmission		
		1001 = TXSEI, Reception		
		1010 = External Device		
		1111 = No device selected (reset value)		
		Other settings are invalid		
3:0	DMA0CC	These bits are used to select devices for DMA transfers of DMA channel 0. The settings are similar to DMA1CC.	1111	R/W

2. Memory Controller (MC)

This system's memory controller consists of two modules: the SDRAM Controller (SDRAMC) and MEMC for other types of memory.

Six multi-purpose memory channels can be administrated: While the channels 0 and 1 are assigned to the SDRAM controller, the memory controller's channels are numbered from 2 to 5.

The SDRAM Controller contains the following features:

- uses memory architecture single-data-rate SDRAM
- 2 memory channels with 32 bit width, 16 bit width connectivity is not supported for SDRAM devices
- base address, mask, DRAM size & organization configurable for each channel (same physical address space on both Video and System-Busses)
- true dual G-Bus connectivity
- read bursts 4, 8, 16, 32 words,
- single read accesses, single write accesses
- different, mixed burst sizes on both busses are possible
- fair memory arbitration, predictable latency
- memory arbitrated on a first come first serve basis
- for the case of a simultaneous transaction request, the prioritized G-Bus can be configured
- one word write-back buffer to reduce bus utilization during write operations
- low-power / self-refresh mode supported
- background refresh during MEMC accesses
- built-in power-up logic
- programmable refresh cycle

The MEMC contains the following features:

- 4 separate channels
- Support for ROM, MASK ROM, PAGE MODE ROM, EPROM, EEPROM, SRAM, and FLASH devices
- Support for Page-Mode
- Base Address and size programmable per channel
- external Acknowledge mode for external ASIC slave device connectivity
- Data Bus width of 16-bit/32-bit is selectable by channel
- Supports programmable Setup and Hold Time for Address, Chip Enable, Write Enable Signals
- Channel 5 supports BOOT options

2.1 Structure of Memory Controller

Capricorn2 owns two internal busses, the system bus and the video bus. The system bus can be accessed by the TX39 core and other devices capable of being master on the bus. Additionally, the TMPR3916F provides a second, so called video bus. The video bus is used by the GDC in order to read picture data from the SDRAM frame buffer. The GDC is the only device on that bus and is not able to write data into SDRAM. It is only possible to write data into the frame buffer via the system bus. Due to system performance considerations it is recommended to use SDRAM memory for frame buffer, though it is also possible to locate the frame buffer in memory devices accessible by the MEMC. For this purpose the TMPR3916F provides a bridge between system and video bus. In order to activate this bridge the SFB bit in Chip Configuration Register (CCR) needs to be asserted. It has to be assured that the GDC is not accessing SDRAM mapped memory in this case. In this mode, the system-performance is restricted by the higher utilization of the system bus and the reduced throughput to the frame buffer memory devices.

The following figure shows the structure of the memory controller:



Figure 2.1.1 Data Flow in Memory Controller

2.2 Example Memory Configuration

The following figures show examples how to connect different devices to the TMPR3916F. It is possible to have a mixture of different kinds of memories because timing & device configurations are programmable for each channel in the MC.

Keep in mind that additionally a boot device must always be connected to channel 5 of the memory controller!

Asynchronous SRAM connected to the TMPR3916F (16 bit data width):



Figure 2.2.1 16-Bit Asynchronous SRAM Connected to TMPR3916F



Two asynchronous SRAMs connected to one channel of the TMPR3916F :

Figure 2.2.2 2×16 -Bit Asynchronous SRAM Connected to One 32-Bit Memory Channel



Connection of an external slave device with a data width of 16 bit :





Connection of an external slave device with a data width of 32 bit :

Figure 2.2.4 32-Bit External Slave Device Connected to Memory Channel

The following figure shows the connection of a 32 bit width 16Mbit SDRAM device to the TMPR3916F. As can be seen on the chip select signal connectivity (CS0) the device is accessed via channel 0 of the SDRAM Controller.



Figure 2.2.5 16 Mbit \times 32 SDRAM Device Connected to Memory Channel

2.3 Ports of Memory Controller

The SDRAM controller externally connects up to two channels of SDRAM memory. Each of the two SDRAM controller channels has its own organization register and can support different device sizes and organization. The timing settings are shared for both channels and must be the same for both channels. Refresh is conducted on both channels in parallel.

The memory channels share the memory data, address and control busses with the exception of the chip-select signal, which is wired individually for each channel. Each channel must be connected with a width of 32 bits. Devices with organizations of 4, 8, 16 and 32 bit width can be used as long as the connected devices jointly form a 32 bit channel. The following table summarizes the externally connected memory signals.

Signal	Туре	Description
SYSCLK	OUT	DRAM Clock
A[14:2]	OUT	Row/Column Address Bus, connect to A at the SDRAM device
A[16:15]	OUT	Bank Address Bus, connect to BA at the SDRAM device
RAS*	OUT	Row Access Strobe signal
CAS*	OUT	Column Access Strobe signal
WE*	OUT	Write Enable Signal
CKE	OUT	Clock Enable Signal for SDRAM
CS*[1:0]	OUT	Chip Select Signal, one for each SDRAM channel CS[0] => channel X CS[1] => channel Y
D[31:0]	IN/OUT	Data Bus, connect to DQ at the SDRAM device
BE[3:0]	OUT	Output Mask, connect to DQM at the SDRAM device

2.4 Registers

The following registers are used for configuration and operation of the TMPR3916F memory controllers.

Device	Register (short name)	Address (hex)	Function
MEMC	RCCR2	1C02 0010H	ROM Control Register Channel 2
	RCCR3	1C02 0014H	ROM Control Register Channel 3
	RCCR4	1C02 0018H	ROM Control Register Channel 4
	RCCR5	1C02 001CH	ROM Control Register Channel 5
SDRAM	DCCR	1C02 8000H	SDRAM Configuration Register
	DCBA	1C02 8004H	SDRAM Base Address Register
	DCAM	1C02 8008H	SDRAM Address Mask Register
	DCTR	1C02 800CH	SDRAM Timing Register

2.5 SDRAMC Functions

2.5.1 Address Translation

The table below shows the different memory organizations that have been considered during the controller design and that can be used for each of the two memory channels.

Channel Size (for <u>one</u> channel)	Mapped G-Bus Address Bits	Toshiba Device Number	$\begin{array}{l} Organizations \\ (Devices \times Banks \times Rows \times Columns \times Bits) \end{array}$
8 Mbyte	[22:2]	TC59S6432	$1 \times 4 \times 2$ K $\times 256 \times 32$ (SDRAM, 64 Mbit)
16 Mbyte	[23:2]	TC59S6416	$2 \times 4 \times 4$ K $\times 256 \times 16$ (SDRAM, 64 Mbit)
32 Mbyte	[24:2]	TC59S6408	$4 \times 4 \times 4$ K $\times 512 \times 8$ (SDRAM, 64 Mbit)
		TC59SM716	$2 \times 4 \times 4$ K \times 512 \times 16 (SDRAM, 128 Mbit)
64 Mbyte	[25:2]	TC59S6404	$8 \times 4 \times 4$ K $\times 1$ K $\times 4$ (SDRAM, 64 Mbit)
		TC59SM708	$4 \times 4 \times 4$ K \times 1 K \times 8 (SDRAM, 128 Mbit)
		TC59SM816	$2 \times 4 \times 8 \text{ K} \times 512 \times 16$ (SDRAM, 256 Mbit)
128 Mbyte	[26:2]	TC59SM704	$8 \times 4 \times 4$ K $\times 2$ K $\times 4$ (SDRAM, 128 Mbit)
		TC59SM808	$4 \times 4 \times 8$ K \times 1 K $\times 8$ (SDRAM, 256 Mbit)
			$2 \times 4 \times 8$ K \times 1 K \times 16 (SDRAM, 512 Mbit)
256 Mbyte	[27:2]	TC59SM804	$8 \times 4 \times 8 \text{ K} \times 2 \text{ K} \times 4$ (SDRAM, 256 Mbit)
			$4 \times 4 \times 8$ K $\times 2$ K $\times 8$ (SDRAM, 512 Mbit)

Therefore, SDRAMC supports the following memory organizations:

 Banks:
 2 or 4

 Rows:
 2 K, 4 K, 8 K

 Columns:
 256, 512, 1 K, 2 K

The following table shows address translation of the G-Bus address for supported memory configurations.

Organization Column Size	Organization Row Size	Organization Bank Size	Address Mapping ColAddr	Address Mapping RowAddr	Address Mapping BankAddr
256	2 K	2 4	GAO[9:2]	GAO[20:10]	GAO[21] GAO[22:21]
	4 K	2 4	GAO[9:2]	GAO[21:10]	GAO[22] GAO[23:22]
	8 K	2 4	GAO[9:2]	GAO[22:10]	GAO[23] GAO[24:23]
512	2 K	2 4	GAO[10:2]	GAO[21:11]	GAO[22] GAO[23:22]
	4 K	2 4	GAO[10:2]	GAO[22:11]	GAO[23] GAO[24:23]
	8 K	2 4	GAO[10:2]	GAO[23:11]	GAO[24] GAO[25:24]
1024	2 K	2 4	GAO[11:2]	GAO[22:12]	GAO[23] GAO[24:23]
	4 K	2 4	GAO[11:2]	GAO[23:12]	GAO[24] GAO[25:24]
	8 K	2 4	GAO[11:2]	GAO[24:12]	GAO[25] GAO[26:25]
2048	2 K	2 4	GAO[12:2]	GAO[23:13]	GAO[24] GAO[25:24]
	4 K	2 4	GAO[12:2]	GAO[24:13]	GAO[25] GAO[26:25]
	8 K	2 4	GAO[12:2]	GAO[25:13]	GAO[26] GAO[27:26]

Note: GAO (G-Bus Address Output) refers to the physical address of the internal system bus.

2.5.2 SDRAM Controller Function / Bank Interleaving

The SDRAMC module functions as an advanced DRAM controller for synchronous DRAM. The TMPR3916F SDRAMC is "advanced" compared to regular SDRAM controllers in the way that it is capable of handling two different MCU busses at the same time.

SDRAM memory devices are usually organized in 4 different banks. All of these banks contain a high-speed static RAM memory buffer, which allows fast sequential access once a DRAM memory row has been sensed into these buffers. The sensing of the DRAM memory row and the rewriting of the sensed row are major contributors to the total duration of each memory access.

Single G	Bus SDRAM Controller
Command	NOP ACTV NOP NOP READ NOP
DQ (Output)	QA1 QA2 QA3 QA4 QB1 QB2 QB3 QB4
GBusA Start	
GBus A Data	QA1 QA2 QA3 QA4 QB1 QB2 QB3 QB4
	MCU Access Video/DMA Access
	.,
Dual G-Bu	us SDRAM Controller
Command	NOP ACTV NOP NOP READ NOP ACTV NOP PCHG READ NOP NOP NOP NOP B
DQ (Output)	QA1 QA2 QA3 QA4 QB1 QB2 QB3 QB4
GBusA Start	
GBus A Data	QA1 QA2 QA3 QA4
GBus B Start	
GBus B Data	QB1 QB2 QB3 QB4
	MCU Access
	Video/DMA Access

The following picture shows the benefits of the dual-bus structure:

Figure 2.5.1 Benefits of Dual-Bus Structure

A regular SDRAM memory controller with only one MCU-bus interface will connect both the MCU and the video-controller on one bus. By transferring the bus-ownership both components access the external DRAM memory. Typically, the SDRAM controller is able to work with only one address at the same time. It will not know the address for the next access before the previous transfer has been completed.

A dual G-Bus memory controller always knows the state and address of both busses. Therefore, it is possible to work with both addresses at the same time.

The dual G-Bus structure can only be effectively used, if the following condition is met:

The two busses should utilize either different banks of the same channel or two different channels.

This means for example that the frame-buffer for the video-controller and the program memory accessed by the MCU should be located in different memory banks. If the condition is not met for two consecutive addresses, the controller needs to precharge the bank first and it has to wait for the precharge-to-active-latency before it can start with the access on the second MCU-bus. A memory throughput gain of up to 40 % can be achieved, if software allows the simultaneous utilization of several SDRAM banks.

2.5.3 Self-Refresh Mode

The SDRAM controller also offers support for the SDRAM self-refresh-mode. In self-refresh mode, the connected SDRAM devices maintain data retention without clock-supply and without the requirement of auto refresh cycles. The self-refresh mode significantly lowers the power consumption of the connected memory devices.

Self-refresh mode is entered with the assertion of the SRM bit in the DCCR register. The connected SDRAM channels and the SDRAM controller need to be enabled during this operation.

Upon assertion of this flag, SDRAMC will enter the self-refresh-mode by issuing a self-refresh-entry command. SDRAMC will remain in self-refresh mode until the deassertion of the SRM flag. The SDRAMC logic guarantees a minimum time of APL latency cycles in self-refresh mode.

The SRM flag can be cleared in two different ways, by either writing the bit to "0" or by conducting an access to mapped memory space.

After clearing the SRM flag, the CKE signal is asserted to exit the self-refresh mode. The SDRAM controller issues NOP commands for the number of cycles specified by the ARL setting. After this, a regular auto refresh cycle will be conducted to finalize the sequence.

2.5.4 Configuration Registers

Overview

SDRAMC is configured using a total of four configuration registers. These configuration registers reside in the SDRAMC configuration area. The configuration registers can be accessed using byte, half-word and word type accesses. Following, the two memory channels are numbered X (CS0) and Y (CS1). Each channel can be set up using its own memory configuration. The registers RSX, CSX and BSX are used to set up the configuration for memory channel X. The registers RSY, CSY and BSY are used to setup the configuration for memory channels Y.

Control Register (DCCR)

Bit	31	30	29	28	27	26	25	24
Name								
Bit	23	22	21	20	19	18	17	16
Name	RS	SX	C	SX	BSX		ACCD	SRM
Bit	15	14	13	12	11	10	9	8
Name	RS	SY	C	SY	BSY	_		
Bit	7	6	5	4	3	2	1	0
Name	_	_	CI	EN	PRIO		ENA	PWR

Bit	Name	Function	Reset Value	R/W
31:24		Wired to zero	0	R
23:22	RSX	Row Size for channel X The RSX, CSX and BSX fields are used to specify the organization of memory channel X. 00 = 2 K 01 = 4 K 10 = 8 K 11 = Invalid setting	00	R/W
21:20	CSX	Column Size for channel X Number of Columns 00 = 256 01 = 512 10 = 1 K 11 = 2 K	00	R/W
19	BSX	Bank Size for channel X Number of Banks 0 = 2 banks 1 = 4 banks	0	R/W
18		Wired to zero	0	R
17	ACCD	Acceleration Disable Disabling dual G-Bus accelerations significantly lowers system performance. Therefore, this mode is meant to be used as fault mode only. 0 = All Accelerations Enabled 1 = Prevents Dual G-Bus Accelerations	0	R/W

Bit	Name	Function	Reset Value	R/W
16	SRM	Self Refresh Mode This register is used to enter and exit the SDRAM self-refresh mode. Self-Refresh mode will automatically be entered, by writing this register to 1. Self-Refresh mode is exited, by writing SRM with a value of 0 or by conducting a read or write access to the SDRAM mapped memory region. CEN or ENA may not be deasserted during self-refresh mode. If self-refresh mode is not utilized, initialize SRM to 0.	0	R/W
15:14	RSY	Row Size for channel Y The RSY, CSY and BSY fields are used to specify the organization of memory channel Y. 00 = 2 K 01 = 4 K 10 = 8 K 11 = Invalid setting	00	R/W
13:12	CSY	Column Size for channel Y Number of Columns 00 = 256 01 = 512 10 = 1 K 11 = 2 K	00	R/W
11	BSY	Bank Size for channel Y Number of Banks 0 = 2 banks 1 = 4 banks	0	R/W
10:6	_	Wired to zero	0	R
5	CEN1	Memory Channel Enable Channel Y 1 = Enable address decoding for this channel 0 = Disable address decoding for this channel This setting enables and disables the address decoding for the memory channel. A memory channel cannot be accessed, if it is disabled using this bit and G-Bus transactions within the channel's address range will not be answered.	0	R/W
4	CEN0	Memory Channel Enable Channel X 1 = Enable address decoding for this channel 0 = Disable address decoding for this channel This setting enables and disables the address decoding for the memory channel. A memory channel cannot be accessed, if it is disabled using this bit and G-Bus transactions within the channel's address range will not be answered.		R/W
3	PRIO	 G-Bus Priority Setting This bit can be used to prioritize the access of one G-Bus. However, this bit has only a minor impact. In the scenario, the memory controller is in idle state when both G-Busses simultaneously start a G-Bus transaction: 1 = G-Bus X will be serviced with priority 0 = G-Bus Y will be serviced with priority A real prioritization of one G-Bus is not efficient in terms of performance, since it is not possible to utilize the dual G-Bus structure under these circumstances. Additionally, the latency of one G-Bus would become unpredictable. 	0	R/W
2	I —	VVIred to zero	0	I R

Bit	Name	Function	Reset Value	R/W
1	ENA	 ENA – Module Enable 1 = Enable Module 0 = Disable Module If SDRAMC is disabled the state-machine of the SDRAM controller is suspended and the controller will remain in the idle state. This also means that connected SDRAMs will not be refreshed and that their contents will be lost. The module should never be disabled during its normal operation. It has to be ensured, that no SDRAM accesses are performed on one of 	0	R/W
		the G-Busses when the module is disabled. For example, SDRAMC should never be disabled in a situation, where read accesses are still performed on the video bus. It is mandatory to disable the GDC before SDRAMC is being disabled. Software should also ensure, that the internal write-buffer has been written to SDRAM memory. Violations to these rules might result in bus hang-ups.		
0	PWR	PWR – Power-Up Sequence Setting this bit will run the power-up sequence for all connected and enabled memory devices. The power-up sequence is described more closely in the next chapter. This flag can be read to determine the end of the power-up procedure. At the end of the power-up sequence, this bit is automatically cleared by the SDRAM controller state-machine	0	R/W

Base Address Register (DCBA)

Bit	31							22	21			16
Name	BAX											
Bit	15							6	5			0
Name		BAY								_	_	

Bit	Name	Function	Reset Value	R/W
31:22	BAX	Base Address Memory Channel X This register is used to define the base address for memory channel X. This address is compared to the upper 10 bits of the physical G-Bus address.	0	R/W
21:16		Wired to zero	0	R
15:6	BAY	Base Address Memory Channels Y The same as for the memory channel X.	0	R/W
5:0		Wired to zero	0	R

Address Mask Register (DCAM)

Bit	31							22	21			16
Name	AMX								—			
Bit	15							6	5			0
Mamaa		AMY										

Bit	Name	Function	Reset Value	R/W
31:22	АМХ	Address Mask Memory Channel X This field is used to mask the base address for memory bank X. 1 = Bit is taken into account during comparison 0 = Bit is don't care for the comparison The base address mask is used to select the memory part of an appropriate size. It is also possible to mirror DRAM memory parts or to protect memory parts using this register.	0	R/W
21:16		Wired to zero	0	R
15:6	AMY	Address Mask Memory Channels Y The same as for memory channels X.	0	R/W
5:0	_	Wired to zero	0	R

Timing Register (DCTR)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							RI	=C							W	'RL
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		API			RASI			CASI			PAI			А	RI	

Bit	Name		Fur	ction	Reset Value	R/W				
31:18	RFC	Refresh Counter Ref This field provides th The refresh counter reloads and issues a reached. This Settings depend of rows of the conne	Refresh Counter Reload Value This field provides the reload value for the internal refresh counter. The refresh counter is implemented as a 14 bit down counter, which reloads and issues a refresh request, every time a value of 0 is reached. This Settings depends on the specified refresh cycle time and number of rows of the connected memory devices:							
		Register Value = $\frac{R}{2}$ (Example settings at \underline{Time} 2 K Row 32 ms 0x03A9 64 ms 0x0752 128 ms 0x0EA4	$Register Value = \frac{Refresh Time \ Operation \ Frequency}{Number \ of \ Rows}$ (Example settings at 60 MHz, counter values / settings in Hex) <u>Time 2 K Row 4 K Row 8 K Row</u> 32 ms 0x03A9 0x01D4 0x00EA 64 ms 0x0752 0x03A9 0x01D4 120 ms 0x0752 0x03A9 0x01D4							

Bit	Name	Function	Reset Value	R/W
17:16	WRL	Write Recovery Latency This setting defines the minimum number of cycles, from the point where the last word has been written until the "precharge" command is issued. This setting has to match the write recovery time (t_{WR}) of the selected SDRAM. 00 = 1 cycle 01 = 2 cycles 10 = 3 cycles 11 = 1 cycle	11	R/W
15:13	APL	11 = 4 cycles Active to Precharge Latency This field and the associated timer is used to ensure the Active to Precharge Latency (t _{RAS}). The register value is used as reload value for an internal down counter. PCHG Latency 000010 = Invalid setting 011 = 3 cycles 100 = 4 cycles 110 = 6 cycles 111 = 7 cycles	111	R/W
12:10	RASL	RAS Latency This timeframe has to safely match the t _{RCD} time of the selected SDRAM device. The setting defines the number of cycles between providing the row address and the column address. This setting is used as reload value for a 3 bit down counter. 010 = 2 cycles 011 = 3 cycles 100 = 4 cycles 101 = 5 cycles Others = Invalid setting	011	R/W
9:7	CASL	CAS Latency This setting defines the number of clock cycles from the time that the column address is provided (READ, RDA / WRITE, WRA) until the first data is taken/output from/on the SDRAM data bus. During the power-up sequence, this value is programmed into the mode register as it is. For the SDRAM controller this setting is used as a reload value for an internal down counter. CAS latencies of less than 2 cycles are not supported! 010 = 2 cycles 011 = 3 cycles Others = Invalid settings	011	R/W
6:4	PAL	Same Bank Precharge -> Active/Refresh Latency This setting defines the minimum number of cycles from the point where the bank is precharged until it is reused (Activate, Refresh). This timeframe is defined by the t _{RP} time of the selected memory device. This time will not be taken, if a different bank or a different memory device is accessed. 010 = 2 cycles 011 = 3 cycles 100 = 4 cycles 101 = 5 cycles 110 = 6 cycles 111 = 7 cycles Others = Invalid settings	111	R/W

Bit	Name	Function	Reset Value	R/W
3:0	ARL	Auto Refresh To Next Command Latency This setting defines the number of clocks, which are taken after an Auto Refresh Command has been issued. This setting is used as a reload value for a down counter. The counter will prevent any active SDRAM commands until it is expired. 0000 = Invalid setting 0001 = 3 cycles 0010 = 4 cycles 0011 = 5 cycles 1111 = 17 cycles	111	R/W

2.5.5 Software Power-Up Sequence

The picture below shows the software flow that is necessary to initialize the module.

The SDRAM memory typically requires to be held in reset or disabled state until the internal circuits have stabilized. Software has to ensure that this state is applied for the specified amount of time by not enabling the SDRAM controller during this timeframe. After the configuration registers have been sequentially configured, a power-up cycle needs to be scheduled by writing a "1" value to the PWR bit in the DCCR register. Finally, the SDRAM controller and the utilized channels needs to be enabled to start the initialization. The PWR bit can be read to determine the end of the Power-Up sequence. During the power-up procedure, this flag will be read as "1". It is cleared, when the power-up procedure completes.





Figure 2.5.2 SDRAM Power-up Software Sequence Flow Chart

2.5.6 Address Mask Configuration

The following example provides a step by step approach that shows how to configure base-address and address-masks for a memory channel.

For the example it is assumed that two 128 MBit SDRAM devices with 16 Bit connectivity are connected to one of the SDRAM Controller channels.

To configure the address mask proceed in the following order:

- Select a base-address for the memory area to be mapped.
 In this example, we choose 0x50000_0000 as the physical base address for the memory area to be mapped.
- (2) Determine how much memory is connected to the memory channel: In this example 2 devices with 16 MBytes each => 32 MByte
- (3) Determine how many address bits are required to address 33.554.432 Bytes log2 (33554432) = 25
 This means that 25 address bits are required for the channel
- (4) Therefore, the correct address mask is 0xfe00
- (5) In this case, the memory area from 0x5000_0000 to 0x51ff_ffff will be mapped to the SDRAM channel. The SDRAM controller will respond only to bus accesses that refer to an address within this area.

Starting from this setup als o mirror areas and protected areas can be generated:

Example for mirroring:

An address mask 0x7e00 will map the same physical memory twice to the addresses: 0x5000_0000 - 0x51ff_ffff and 0xD000_0000 - 0xD1ff_ffff

Example for protection:

An address mask 0xff00 will leave the memory area 0x5000_0000 - 0x50ff_ffff accessible, while the second half 0x5100_0000 - 0x51ff_ffff is protected.

Please note that the SDRAM always refers to physical address space, which might differ from the virtual address space used within a computer program.

Timing Diagrams



Figure 2.5.3 SDRAM Read Access Timing Diagram



Basic Write Timing:





Bank Interleaved Read Timing:

Figure 2.5.5 Read Access Using Bank Interleaving



Auto-Refresh Timing:





Self Refresh Mode Timing:

Figure 2.5.7 Timing Diagram for Self Refresh Mode
2.6 MEMC Function

Channel functionality is specified by applying special values to Channel Control Registers. They must be accessed using 32-bit cycles.

2.6.1 Channel Assignment

TMPR3916F contains the total of four multi-purpose memory controller channels.

The following chip-select signals are assigned to these channels:

Chip Enable Signal	Assigned to Channel
CS2	MEMC Channel 2
CS3	MEMC Channel 3
CS4	MEMC Channel 4
CS5	MEMC Channel 5 (Boot Channel)

Channel 5 is a special function channel and is used to boot the microprocessor from external devices like SRAM, ROM or FLASH memories.

2.6.2 Channel 5 Boot Function

For the system boot procedure, it can be chosen, whether the system shall be booted from a 16 or 32 bit device.

This choice is made by connecting a pull-up or pull-down resistor to the A26/ BOOT16 pin. The value of this pin is latched once during system startup on the rising edge of the reset signal, when the EBIF data bus is tri-stated.

Value of A26 / BOOT16 Pin on Rising Edge of Reset	Boot-function
0	Channel 5 is 32-bits wide at boot time
1	Channel 5 is 16-bits wide at boot time

2.6.3 Operational Modes

There are two major modes of operation of the controller based on the state of the ACK*/READY pin. In one mode, ACK*/READY is always an input. In the other ACK*/READY changes from input to output as needed on a channel-by-channel basis. In each of these two modes there are four sub-modes: Normal, Page, External ACK*, and READY. These sub-modes can also be programmed on a channel-by-channel basis. Between the two major modes there are some minor differences in the sub-modes that will be discussed later.

2.6.3.1 ACK*/READY Dynamic Mode

The controller enters this mode when no channel is programmed with RDY and WT[0] set.

In this mode the ACK*/READY pin is dynamic in that it changes from input to output on a channel-by-channel basis. In normal or page sub-modes, ACK*/READY is an output and displays the internal ACK*. In External ACK* or READY sub-modes, ACK*/READY is an input. Consult timing diagrams to avoid conflict when switching between input and output.

2.6.3.2 ACK*/READY Static Mode

The controller enters this mode when any channel is programmed with RDY and WT[0] set.

In this mode the ACK*/READY pin is static in that it remains an input at all times. Since the pin is always an input, no internal ACK* information can be obtained. This mode is primarily used by devices that use an open drain type node for the ACK*/READY pin and conflict cannot be avoided without entering this mode.

2.6.3.3 Normal Sub-mode

A channel enters this mode when the following conditions exist: PM=00, RDY=0, (PWT:WT[3:0])!=0x3Fh.

In this mode the ACK*/READY pin is an ACK* output and the cycle is terminated based on a 6-bit wait counter. The 6-bit wait counter is the concatenation of the PWT and WT fields (for RCCR5 take WT[3:0]=WT[2:0]:BOOTAI*). Access time can be programmed to allow for 0 to 62 wait states. (Note: PWT:WT=0x3Fh indicates External ACK* mode.)

2.6.3.4 External ACK* Sub-mode

A channel enters this mode when the following conditions exist: PM=00, RDY=0, (PWT:WT[3:0])!=0x3Fh.

In this mode the ACK*/READY pin is an ACK* input and the cycle is terminated by the external device. The ACK* input is synchronized before it goes into the internal state machine. See section ACK*input timing for more details.

2.6.3.5 Page Sub-mode

A channel enters this mode when the following conditions exist: PM!=00, RDY=0.

In this mode the ACK*/READY pin is an ACK* output and the cycle is terminated based on either the PWT or WT wait counter. The mode specifically targets Page Mode ROMs. During single cycle access, or the first word of a burst access, the 4-bit WT field determines the access time. The access time can be programmed to allow for 0 to 15 wait states. During subsequent burst cycle accesses, the 2-bit PWT field determines the access time and can be programmed to allow for 0 to 3 wait states.

There are 3 different Page Mode Burst size settings allowed in the PM field. When the Page Mode burst size is less than the CPU burst size, the channel will break the access up such that the 4-bit WT field is always used on the programmed Page Mode boundary. In Page Mode the WT time must be greater than or equal to the PWT time or undetermined results may occur.

2.6.3.6 READY Sub-mode

A channel enters this mode when the following conditions exist: PM=00, RDY=1.

In this mode the ACK*/READY pin is a READY input and the cycle is terminated by the external device. The READY input is synchronized before it goes into the internal state machine.

READY is only checked for active once the 6-bit wait counter has expired. The 6-bit wait counter is the concatenation of the PWT and WT fields. WT[0] is used to indicate the ACK*/READY Static/Dynamic mode, and is therefore masked off for the count value. Therefore, valid counts before READY is checked for active are 0, 2, 4, 6, ..., 62.

Burst accesses are not allowed in READY mode.

2.6.3.7 16-bit Bus Operation

In the case of 16-bit mode if a Single Cycle is run from the G-Bus that requires a single byte or half word that is contained within one 16-bit word then only a single 16-bit access is run on the external bus. Otherwise two 16-bit accesses are executed externally In the case of 16-bit mode if a Burst Cycle is run from the G-Bus, two 16-bit cycles will be run for each of the burst accesses regardless or the fact that the internal byte enable signal is requesting a byte, half word or any other combinations of internal byte enable signal that is not a full 32-bit word.

In 16-bit mode the maximum channel size is 512 Mbytes.

2.6.3.8 SHWT Option

The SHWT option is entered when the SHWT field is non-zero. This option adds the capability of adding setup and hold time between the following signals:

Setup: ADDR to CE, CE to OE, CE to BWE/BE. Hold: CE to ADDR, OE to CE, BWE/BE to CE.

It is typically used with slow I/O peripherals. All setup and hold times are the same for a given value and are not individually programmable.

SHWT mode cannot be used in conjunction with Page Mode. All other modes can incorporate the SHWT mode but are restricted in that burst accesses are not allowed.

ROM Channel Control Register 2-4 (RCCR2-RCCR4)

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name		RBA					RPM		RP	WT						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		R\	ΝT			R	CS		RBS		RBC	_	RME		RSHT	

Bit	Name	Function	Reset Value	R/W
31:20	RBA	Base Address Designates the physical base address.	0x000	R/W
19:18	RPM	Page Mode, Page Size Designates the page size of channel word burst page mode. 00 = Not configured for page mode 01 = 4-word burst page mode 10 = 8-word burst page mode 11 = 16-word burst page mode	00	R/W
17:16	RPWT	Page Mode Wait Time Designates a 2-bit wait state counter in Page Mode for consecutive burst accesses. 00 = 0 wait cycles 01 = 1 wait cycle 10 = 2 wait cycles 11 = 3 wait cycles Designates the upper 2 bits of a 6-bit wait state counter for all other modes except External ACK mode. External ACK mode is entered when all bits of RPWT and RWT are set to 1. (Refer to "RWT")	00	R/W
15:12	RWT	Normal Mode Wait Time Designates a 4-bit wait state counter in Page Mode for single cycles or initial burst cycle. 0000 = 0 wait cycles 0001 = 1 wait cycle 0010 = 2 wait cycles : : 1111 = 15 wait cycles Designates the lower 4-bits of a 6-bit wait state counter in all other modes except External ACK mode. External ACK mode is entered when all bits of RPWT and RWT are set to 1. RPWT [1:0] : RWT [3:0] 000000 = 0 wait cycles 000001 = 1 wait cycle 000010 = 2 wait cycles : : 011110 = 30 wait cycles 011111 = 31 wait cycles 111111 = 31 wait cycles 111111 = 52 wait cycles 11111 = 52 wait cycles 1111 = 52 wait cycles 11111 = 52 wait cycles 1111 = 52 wait cycles 111 = 52 wait cycles	0000	R/W



Bit	Name	Function	Reset Value	R/W
11:8	RCS	Channel Size Designates the memory size to be assigned. 0000 = 1 M byte 0110: 64 M bytes 0001 = 2 M bytes 0111: 128 M bytes 0010 = 4 M bytes 1000: 256 M bytes 0011 = 8 M bytes 1001: 512 M bytes 0100 = 16 M bytes 1010: 1 G bytes 0101 = 32 M bytes 1011-1111: Reserved In 16-bit mode the maximum channel size allowed is 512M Bytes.	0000	R/W
7	RBS	Bus Size Sets up the memory bus width of Channel 2. 0 = 32-bit bus size 1 = 16-bit bus size	0	R/W
6		Wired to zero	0	R
5	RBC	Byte Control Selects BWE* or BE[3:0]. BWE* is the byte write enable signal to be active at only write cycle. BE[3:0] is the byte enable signal to be active at both read cycle and write cycle. 0 = Byte Enables (BE [3:0]) 1 = Byte Write Enables (BWE*)	0	R/W
4		Wired to zero	0	R
3	RME	Master Enable Enables channel. 0 = Channel is disabled 1 = Channel is enabled	0	R/W
2:0	RSHT	Setup/Hold Wait Time Selects the number ofwait states between address and chip enable signal, chip select signal and write enable/output enable signal. 000 = Disabled 001 = 1 wait 010 = 2 wait 011 = 3 wait : : 111 = 7 wait Burst access and Page Mode are not allowed if this bit field is non-zero.	000	R/W

ROM Channel Control Register 5 (RCCR5)

The channel 5 is used as boot channel. Note that the pin A26 / Boot16 has an impact on the bus width setting of the connected boot device.

The RCCR5 has the same bit functions like RCCR2 to RCCR4. Only reset-values differ. For detailed description of function, please see RCCR2-RCCR4.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	RBA							RPM		RP	WT					
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		RV	NT			R	CS		RBS		RBC		RME		RSHT	

Bit	Name	Function	Reset Value	R/W
31:20	RBA	Base Address (default: 0x1FC0 0000)	0x1FC	R/W
19:18	RPM	Page Mode, Page Size (default: no page mode)	00	R/W
17:16	RPWT	Page Mode Wait Time (default: 3 wait cycles)	11	R/W
15:12	RWT	Normal Mode Wait Time (default: 14 wait cycles)	1110	R/W
11:8	RCS	Channel Size (default: 4 Mbyte)	0010	R/W
7	RBS	Bus Size (default: 16 bit)	BOOT16 Pin	R/W
6		Wired to zero	0	R
5	RBC	Byte Control (default: byte enables only active on write access)	1	R/W
4		Wired to zero	0	R
3	RME	Master Enable (default: enabled)	1	R/W
2:0	RSHT	Setup/Hold Wait Time (default: disabled)	000	R/W

2.6.4 Timing Diagrams

Single Read Access:

Single Write Access:



Figure 2.6.1 SDRAM Single Read Access Timing



Figure 2.6.2 SDRAM Single Write Access Timing



Figure 2.6.3 Timing Diagram for Read Access Using Page Mode





Figure 2.6.4 Waveform for External Acknowledge Mode Read Access Timing



External Acknowledge Mode Write Access:



External Acknowledge Mode Bus Error:



Figure 2.6.6 Bus Error During External Acknowledge Mode Timing







Figure 2.6.8 SDRAM Timing Diagram for 16-Bit Write Access

3. Graphics Display Controller (GDC)

The graphics display controller contains the following characteristics:

- Supports SDRAM and SRAM frame buffer → Burst mode for reading on SDRAM
- Supports four-layer overlay display function using hardware processing

Layer A/E: Map mode (256 colors) – referred to as layer A,

Picture mode (65,536 colors) – referred to as layer E

Layer B: Map mode (one of the 256 colors is transparent)

- Layer C: Map mode (one of the 16 colors is transparent)
- Layer D: Map mode (one of the 16 colors is transparent)

 \rightarrow Displaying layers A and E together is not possible.

- \rightarrow Layer D screen size can be set independently of the other layer sizes.
- \rightarrow Incorporates a 544 entries color palette (256 colors × two layers and 16 colors × two layers).
- Display control:
 - \rightarrow Non-interlaced scanning
 - \rightarrow Smooth scrolling (vertical and horizontal)
 - → Generates and outputs synchronization signals (HSYNC, VSYNC / CSYNC), also supports control by external synchronization signal input.
 - \rightarrow Both digital and analog RGB signal output
- Dot clock:
 - \rightarrow Supports internal and external dot clock

3.1 GDC Structure

3.1.1 Display Screen

The TMPR3916F can display four layers, overlaid in the following order: A/E, B, C and D. Top layer is D (see Figure 3.1.1). Displaying layers A and E together is not possible because these layers use the same resources except for color palette and dot buffer.

The blank signal BLK enables the display data output. The layer active signals LA, LB, LC and LD activate each layer.

Layer D screen size can be set independently of the other layer sizes.

Layer A can be switched between Map mode and Picture mode (then called layer E). Use the LPA bit of the display control register (DCR) to switch the modes.



Figure 3.1.1 Layer Arrangement

3.1.2 Frame Buffer

The TMPR3916F supports SDRAM and SRAM as frame buffer.

The GDC uses separated address generators for each of its four layers A/E, B, C, and D. It can specify the A/E, B, C, or D layer display data address area by writing the data to the start address register (SARx, where x stands for: A/E, B, C, D), the memory width register (MWRx), the horizontal display start register (HDSR) and the horizontal display end register (HDER). The HDSR and HDER are stored as one value in the horizontal display start end register (HDSR).



Figure 3.1.2 Frame Buffer Data

The SARx stores the address of the upper-left corner's dot belonging to layer x. The MWRx stores the offset value to be added to the contents of SARx to get the address of the left-most pixel of the following line. It is not allowed to store the last dot of one line and the first dot of the next line within one memory word as shown below.

The TMPR3916F dot data structure in the frame buffer is as follows: In map mode these values are addresses for color palette. In picture mode these values represent the displayed colors.

	Data Length Per Dot	Active Level	# Colors
Map mode C/D	4 bits	Layers C, D	16
Map mode A/B	8 bits	Layers A, B	256
Picture mode	16 bits	Layer E	64K

Accordingly, the data structure for each word is as follows.

Bits	31:28	27:24	23:20	19:16	15:12	11: 8	7:4	3:0	
Map mode C/D	Dot 1	Dot 2	Dot 3	Dot 4	Dot 5	Dot 6	Dot 7	Dot 8	
Map mode A/B	Do	ot 1	Dot 2		Dot 3		Dot 4		
Picture mode		Dot 1			Dot 2				

The minimum value to be stored in MWRx is equal to the number of dots per line in the frame buffer divided by 4 (in case of layers A and B, 8 for C and D and 2 for layer E) and rounded to the next greater integer value (MWRx stores numbers of 32 bit words). In practice, it is advisable to have a certain space between two adjacent lines. Therefore the practical memory size is larger than the one requested to cover just one layer. The frame buffer contents represent the address of the color palette which contains the displayed colors for the respective layer:



Figure 3.1.3 Frame Buffer and Color Palette in Case of Layers A or B

In case of layers C and D, the contents of register MWRx must be adjusted taking into consideration that there are 8 dots in a 32 bit word. Therefore the minimum value is given by the number of dots in a line divided by 8.



Figure 3.1.4 Frame Buffer and Color Palette in Case of Layers C or D

In case of layer E, each 32 bit word is storing the data of 2 dots. So the minimum number to store in MWRA (E layer uses A layer registers) is equal to the number of pixels in a line divided by 2. No color palette is needed for layer E.



Figure 3.1.5 Frame Buffer in Case of Layer E

The number in MWRx is always rounded to the higher integer.

Some display devices do colour calibrations during synchronization periods. That is why the graphics display controller outputs black level as analog output from VIEWDAC while HDISP=0. For digital output this value is stored in register PA (see PORT module) with respect to the output mode (dot or pixel). As a result the PA register has to be initialized with the correct value (reset value: 0x00h).

3.1.3 Display Control Signal

The GDC block generates and outputs the synchronization signal (HSYNC, VSYNC, and CSYNC). The display uses non-interlaced scanning.





The GDC block can select and output a separated synchronization (HSYNC*, VSYNC*) or a composite synchronization (CSYNC*) signal. The composite CSYNC* is the EX-NOR (exclusive nor) signal of HSYNC* and VSYNC*.





In positive mode the composite CSYNC is the EX -OR (exclusive or) signal of HSYNC and VSYNC.

HSYNC				
VSYNC				
CSYNC				

Figure 3.1.8 CSYNC Timing When HSYNC and VSYNC are in Positive Mode

The DCR bit CSEL enables composite synchronization signal output. The bit NSYNC enables using synchronization signals in positive mode.

Externally separated synchronization signals can also be used for input. Set using the ESYNC bit of the DCR.

Note that the use of external synchronization signals needs processing time. Therefore the input signals HSYNC and VSYNC are delayed internally. To compensate this delay, set the horizontal display-related registers -3, the vertical display-related registers needs not to be changed. For positive mode set the horizontal display-related register –6 and the vertical display-related register -2.

When using external HSYNC and VSYNC signals, the horizontal synchronization pulse width (HSWR), vertical synchronization pulse width (VSWR), horizontal cycle register (HCR) and vertical cycle register (VCR) settings are invalid.

External composite synchronization signals cannot be processed by the TMPR3916F.

Please note also that due to internal data structures HDS and HDE are automatically incremented by 8 so that the effective values are HDS+8 and HDE+8.

3.1.4 Dots and Pixels

The GDC is able to support both, dot and pixel on digital output. The 16-bit data for one dot is divided into R (red), G (green), and B (blue). A pixel represents one of these colors in a 6-bit value. In consequence one dot represents three pixels as shown in the following figure:



Figure 3.1.9 Partitioning RGB Data into Dot and Pixel Data

Each six bits of RGB data are input to the 6-bit DAC (three channels) in the GDC. The LSB of R and G transmitted to the DAC data are always fixed to zero.

In dot mode (DCR[3] = 0) the GDC supports dots on the digital RGB port and dot clock on the DOTCLK port. In pixel mode (DCR[3] = 1) the GDC supports pixels on the lower 6 ports of the digital RGB port (PIO[5:0]) and pixel clock on the DOTCLK port. In case of dot mode the LSB of R and G depend on the LSB bit on DCR (DCR[4]), the parallel data is output to PIO[15:0].

3.1.4.1 Dot Clock

The dot clock is the reference clock for graphics data output. It is also used to determine the screen size, for example, of each layer. Use the following formula to select the dot clock:

 $Dot clock speed (MHz) = \frac{number of display dots per line (including non visible dots)}{horizontal display period (\mu s)}$

Note that the internal circuit imposes the following restriction:

dot clock speed (MHz) $< \frac{1}{2}$ SYSCLK.

The dot clock can be provided internally as a derivative of the system clock. The divisor is defined by DCKPS (see Display Control Register (DCR)) and can be set to 4, 6, 8, ..., 24. Therefore frequencies of 2.5 MHz up to 15 MHz can be reached when using the internal dot clock. Default setting for DCKPS is 0x4h for a dot clock of 6 MHz.

Alternatively the dot clock may be input via the DOTCLK pin.

3.1.5 Color Palette

In Map mode, each dot can be set for 16 colors using layer C or D and 256 colors using layer A or B. By using the color palette, any 16 or 256 colors respectively can be selected from among the 65,536 colors. The color palette can be set independently for each layer (A, B, C or D). One of the defined colors is transparent for layers B, C and D. It must not be used if no background layer is activated.

In Picture mode (layer E), the TMPR3916F can display up to 65,536 colors. The dot data are directly defined at the frame buffer and therefore no color palette is necessary.

Layer	Palette Name	Number of Colors	Color Palette No.	Address	Color Specification
A	CPLTA	256 colors	0 1 : 255	1C05 0800 1C05 0804 : 1C05 0BFC	free defined color 0 free defined color 1 : free defined color 255
В	CPLTB	255 colors	0 1 : 255	1C05 0C00 1C05 0C04 : 1C05 0FFC	Transparent free defined color 0 : free defined color 254
С	CPLTC	15 colors	0 1 : 15	1C05 0180 1C05 0184 : 1C05 01BC	transparent free defined color 0 : free defined color 14
D	CPLTD	15 colors	0 1 : 15	1C05 01C0 1C05 01C4 : 1C05 01FC	transparent free defined color 0 : free defined color 14

The following table shows the color palette structure:

3.2 Internal Blockdiagram



Figure 3.2.1 GDC Block Diagram

3.3 Registers

Overview

Short Name	Address	Name	Function		
DCR	1C050000	display control register	Sets the GDC operations.		
SARA/E	1C050010	Layer A/E's start address register	Specifies the start address of layer A/E on the frame buffer.		
SARB	1C050014	Layer B's start address register	Specifies the start address of layer B on the frame buffer.		
SARC	1C050018	Layer C's start address register	Specifies the start address of layer C on the frame buffer.		
SARD	1C05001C	Layer D's start address register	Specifies the start address of layer D on the frame buffer.		
MWRA/E	1C050020	Layer A/E's Memory Width register	Specifies the line width of layer A/E on the frame buffer.		
MWRB	1C050024	Layer B's Memory Width register	Specifies the line width of layer B on the frame buffer.		
MWRC	1C050028	Layer C's Memory Width register	Specifies the line width of layer C on the frame buffer.		
MWRD	1C05002C	Layer D's Memory Width register	Specifies the line width of layer D on the frame buffer.		
HTN	1C050030	Layer A/E, B, C's horizontal transfer number register	Sets the number of display dots for one line divided by 32. For layers A/E, B, and C.		
HTND	1C050034	Layer D's horizontal transfer number register	Sets the number of display dots for one line divided by 32. For layer D.		
HDSER	1C050038	Layer A/E, B, C's horizontal display start / end register	Sets the layer's display position and the number of display dots for layers A/E, B, and C.		
HDSERD	1C05003C	Layer D's horizontal display start / end register	Sets the horizontal display position and the number of display dots for layer D.		
HCR	1C050040	horizontal cycle register	Specifies the total number of dots within a horizontal cycle.		
HSWR	1C050044	horizontal synchronization pulse width register	Specifies the horizontal sync signal pulse width using the number of dot clocks.		
VCR	1C050048	vertical cycle register	Specifies the total number of lines within a vertical cycle.		
VSWR	1C05004C	vertical synchronization pulse width register	Specifies the vertical sync signal pulse width using the number of lines.		
VDSR	1C050050	Layer A/E, B, C's vertical display start register	Sets the vertical display start position for layers A/E, B, and C.		
VDSRD	1C050054	Layer D's vertical display start register	Sets the vertical display start position for layer D.		
VDER	1C050058	Layer A/E, B, C's vertical display end register	Sets the vertical display end position for layers A/E, B, and C. The difference VDER – VDSR defines the number of display dots for layers A/E, B, and C.		
VDERD	1C05005C	Layer D's vertical display end register	Sets the vertical display end position for layer D. The different VDERD – VDESRD defines the number of display dots for layer D.		

Display Control Register (DCR)

Bit	31	30	29	28	27	26	25	24
Name	BLK	DCK	ADS	LPA	LD	LC	LB	LA
Bit	23	22	21	20	19	18	17	16
Name	DCKPS				HV	BUSERR	VSYNC	HSYNC
Bit	15	14	13	12	11	10	9	8
Name				_	_			
Bit	7	6	5	4	3	2	1	0
Name		_		LSB	MODE	NSYNC	CSEL	ESYNC

Bit	Name	Function	Reset Value	R/W
31	BLK	0 Blank screen	0	R/W
		1 Display frame buffer		
30	DCK	0 Selects external dot clock	0	R/W
		1 Selects internal dot clock (divides SYSCLK)		
29	ADS	0 Digital RGB output off	0	R/W
		1 Digital RGB output on		
		When outputting a digital RGB signal, you must set bits [15:0] of PMUX register in module PORT to 1.		
28	LPA	0 Map mode (layer A, 8 bits per dot)	0	R/W
		1 Picture mode (layer E, 16 bits per dot)		
27	LD	0 Do not display layer D	0	R/W
		1 Displays layer D		
26	LC	0 Do not display layer C	0	R/W
		1 Displays layer C		
25	LB	0 Do not display layer B	0	R/W
		1 Displays layer B		
24	LA	0 Do not display layer A/E	0	R/W
		1 Displays layer A/E		
23:20	DCKPS	Dot Clock:	0x4	R/W
		0 _{hex} Not allowed		
		1 _{hex} 1/4 system frequency		
		2 _{hex} 1/6 system frequency		
		3 _{hex} 1/8 system frequency		
		4 _{hex} 1/10 system frequency		
		5 _{hex} 1/12 system f requency		
		6 _{hex} 1/14 system frequency		
		7 _{hex} 1/16 system frequency		
		8 _{hex} 1/18 system frequency		
		9 _{hex} 1/20 system frequency		
		A _{hex} 1/22 system frequency		
		B _{hex} 1/24 system frequency		
		Others 1/10 system frequency		
		These bits are relevant only when DCK = 1.		
19	HV	0 Interrupt at VSYNC*	0	R/W
		1 Interrupt at HSYNC*		
18	BUSERR	0 No bus error during GDC transfer	0	R/W
		1 Bus error during GDC transfer		

Bit	Name	Function	Reset Value	R/W
17	VSYNC	0 Vertical scanning synchronization pulse period	0	R
		1 Vertical scanning display period		
		Note: In positive mode the synchronization period takes place when VSYNC equals logic 1.		
16	HSYNC	0 Horizontal scanning synchronization pulse period	0	R
		1 Horizontal scanning display period		
		Note: In positive mode the synchronization period takes place when		
		HSYNC equals logic 1.		
15:5		Wired to zero	0	R
4	LSB	0 Outputs 0 on LSB of R/G in pixel mode	0	R/W
		1 Outputs 1 on LSB of R/G in pixel mode		
3	MODE	0 Dot mode: Outputs dots and dot clock	0	R/W
		1 Pixel mode: Outputs pixels serially and pixel clock		
2	NSYNC	0 Normal mode: Outputs sync signals low active	0	R/W
		1 Positive mode: Outputs sync signals high active		
1	CSEL	0 Outputs VSYNC signal from VSYNC pin	0	R/W
		1 Outputs CSYNC signal from VSYNC pin		
0	ESYNC	0 Sets HSYNC and VSYNC pins to output mode	1	R/W
		1 Sets HSYNC and VSYNC pins to input mode		

Start Address Register A/E, B, C, D (SARA/E, SARB, SARC, SARD)

Bit	31	21	20	3	2	1	0
Name	SA		AC			SS	

Bit	Name	Function	Reset Value	R/W
31:21	SA	Segment Address	0	R/W
		These bits specify the segment start address of each layer's frame buffer.		
20:3	AC	Address Counter	0	R/W
		These bits specify the start address within the segment defined by SA of each layer's frame buffer.		
2:0	SS	Dot Position	0	R/W
		by AC. Note that SS width differs for layer A/B and C/D and does not matter for layer E. The SS[2] bit is not relevant for layers A and B.		
		Display Start Position		
		Layer C/D Layer A/B		
		000 from dot 1 from dot 1		
		001 from dot 2 from dot 2		
		010 from dot 3 from dot 3		
		011 from dot 4 from dot 4		
		100 from dot 5 from dot 1		
		101 from dot 6 from dot 2		
		110 from dot 7 from dot 3		
		111 from dot 8 from dot 4		
		AC & SS specify the display start position for each layer in units of		
		dois.		
		SS scrolls screen to the right.		

The specified start address SARx is not the same address as the address on the video bus. The lowest bits (SS bits) are used internally only (!). The differences are described in figure 12:



Figure 3.3.1 Logical Address and Physical Bus Address

Note: Bit 31 of video bus address is tied to 0.

Memory Width Register A/E, B, C, D (MWRA/E, MWRB, MWRC, MWRD)

Bit	31	26	25	16	15	0
Name		_		MW		

Bit	Name	Function	Reset Value	R/W
31:26		Wired to zero	0	R
25:16	MW	Specifies the line widths of each layer on the frame buffer in one-word units. For example, where the line width is 320 dots: $MW = 28_{hex}$ for layer C and D $MW = 50_{hex}$ for layer A and B $MW = A0_{hex}$ for layer E	0	R/W
15:0		Wired to zero	0	R

Horizontal Transfer Number Register (HTN) for layers A/E, B and C

Bit	31	21	20	16	15	0
Name			F	TN		

Bit	Name	Function	Reset Value	R/W
31:21	_	Wired to zero	0	R
20:16	HTN	Line Size of Layer A/E, B and C These specify the number of data transfers for one line. Sets the number of display dots for one line divided by 32.	0	R/W
15:0		Wired to zero	0	R

Note: HTN is always rounded to the higher integer value.

Horizontal Transfer Number Register (HTND) for layer D

Bit	31	21	20	16	15	0
Name			H	TND		

Bit	Name	Function	Reset Value	R/W
31:21		Wired to zero	0	R
20:16	HTND	Line Size of Layer D These specify the number of data transfers for one line. Sets the number of display dots for one line divided by 32.	0	R/W
15:0		Wired to zero	0	R

Note: HTND is always rounded to the higher integer value. It is for layer D only as layer D may have a different size.

Horizontal Display Start/ End Register (HDSER) for layers A/E, B and C

Bit	31	24	23	16	15	10	9	0
Name		-		HDS				HDE

Bit	Name	Function	Reset Value	R/W
31:24		Wired to zero	0	R
23:16	HDS	These specify the horizontal display start position using the number of dot clocks, starting from the HSYNC* signal falling edge.	0x2D	R/W
15:10	_	Wired to zero	0	R
9:0	HDE	These specify the horizontal display end position using the number of dot clocks, starting from the HSYNC* signal falling edge.	0x15D	R/W
		Number of dots displayed during one period = HDE – HDS		

Note: The lowest value allowed for HDS and HDE is 2_{hex}.

Due to internal data structures effective values are HDS+9 and HDE+8.

Horizontal Display Start/ End Register (HDSERD) for layer D

Bit	31	24	23	16	15	10	9	0
Name		-	F	IDSD		_		HDED

Bit	Name	Function	Reset Value	R/W
31:26		Wired to zero	0	R
25:16	HDSD	These specify the horizontal display start position using the number of dot clocks, starting from the HSYNC* signal falling edge.	0x2D	R/W
15:10		Wired to zero	0	R
9:0	HDED	These specify the horizontal display end position using the number of dot clocks, starting from the HSYNC* signal falling edge. Number of dots displayed during one period = HDED - HDSD	0x15D	R/W

Note: The lowest value allowed for HDSD and HDED is 2_{hex} .

Due to internal data structures effective values are HDS+9 and HDE+8.

Horizontal Cycle Register (HCR)

Bit	31	26	25	16	15	0
Name		-		HC		

Bit	Name	Function	Reset Value	R/W
31:26		Wired to zero	0	R
25:16	HC	Specifies the total number of dots and dot clocks within one horizontal cycle.	0x189	R/W
		HC = horizontal cycle time (μ s) × dot clock frequency (MHz)		
15:0		Wired to zero	0	R

Vertical Cycle Register (VCR)

Bit	31	26	25	16	15	0
Name		-		VC		

Bit	Name	Function	Reset Value	R/W
31:26		Wired to zero	0	R
25:16	VC	Specifies total number of lines within one vertical cycle. VC = vertical cycle time (ms) / horizontal cycle time (ms)	0x107	R/W
15:0		Wired to zero	0	R

Horizontal Synchronous Pulse Width Register (HSWR)

Bit	31	23	22	16	15	0
Name		-		HSW		

Bit	Name	Function	Reset Value	R/W
31:23	_	Wired to zero	0	R
22:16	HSW	Specifies the horizontal sync signal pulse width using the number of dot clocks.	0x11	R/W
15:0	_	Wired to zero	0	R

Vertical Synchronous Pulse Width Register (VSWR)

Bit	31	21	20	16	15		0
Name		_	١	/SW		—	

Bit	Name	Function	Reset Value	R/W
31:21		Wired to zero	0	R
20:16	VSW	Specifies the vertical sync signal pulse width using the number of lines.	0x03	R/W
15:0	_	Wired to zero	0	R

Vertical Display Start Register (VDSR) for layers A/E, B and C

Bit	31	22	21	16	15	0
Name		-	,	VDS		—

Bit	Name	Function	Reset Value	R/W
31:21		Wired to zero	0	R
21:16	VDS	These bits specify the vertical display start position using the number of lines, starting from the VSYNC* signal falling edge.	0x04	R/W
15:0	_	Wired to zero	0	R

Note: The lowest value allowed for VDS is 2_{hex} .

Vertical Display Start Register (VDSRD) for layer D

Bit	31	26	25	16	15	0
Name		-	V	/DSD		

Bit	Name	Function	Reset Value	R/W
31:26		Wired to zero	0	R
25:16	VDSD	These bits specify the vertical display start position using the number of lines, starting from the VSYNC* signal falling edge.	0x0F6	R/W
15:0		Wired to zero	0	R

Note: The lowest value allowed for VDSD is 2_{hex} .

Vertical Display End Register (VDER) for layers A/E, B and C

Bit	31	26	25	16	15	0
Name		_	,	VDE		

Bit	Name	Function	Reset Value	R/W
31:26	_	Wired to zero	0	R
25:16	VDE	These specify the vertical display end position using the number of lines, starting from the VSYNC* signal falling edge.	0x0F6	R/W
		Number of display period lines = VDE - VDS		
15:0		Wired to zero	0	R

Note: The lowest value allowed for VDE is 2_{hex} .

Vertical Display End Register (VDERD) for layer D

Bit	31	26	25	16	15		0
Name		-	V	DED		—	

Bit	Name	Function	Reset Value	R/W
31:26	_	Wired to zero	0	R
25:16	VDED	These specify the vertical display end position using the number of lines, starting from the VSYNC* signal falling edge. Number of display period lines = VDED – VDSD	0x0F6	R/W
15:0		Wired to zero	0	R

Note: The lowest value allowed for VDED is 2_{hex} .

3.4 Setting Example

Display characters:	Horizontal synchronous cycle is 64 µsec/line,
	Vertical synchronous cycle is 16.678 msec/screen.
If DOTCLK = 3 MHz \Rightarrow	DCKPS = 0x9,
	$HC = 64 \ \mu s \times 3 \ MHz \qquad = 192 \ dots,$
	VC = $16.768 \text{ ms} \times 1/64 \mu \text{s} = 262 \text{ lines}.$

When displaying a 160-dot \times 225-line (32 dots \times 32 lines for layer D) picture out of a 368 \times 270-frame, and the frame buffer is SDRAM, then

SARA=0xA0000000,	(physical: 0x5000000)
SARB=0xA0400000,	(physical: 0x5020000)
SARC=0xA0800000,	(physical: 0x50400000)
SARD=0xA0C00000,	(physical: 0x5060000)
MWRA=0x5C,	
MWRB=0x5C,	
MWRC=0x2E,	
MWRD=0x0A.	

Please note that the defined start addresses are logical addresses. The physical start address is defined as the right shifted logical address and a zero as MSB (see chapter 3.3 'Start address register' Figure 3.4.1).

The following are example register settings while internal synchronization signals HSYNC and VSYNC are used:

HTN	= 0x05,
HTND	= 0x01,
HDS	= 0x17,
HDE	= 0xB7,
HDSD	= 0x37,
HDED	= 0x57,
HC	= 0xC0,
VC	= 0x106,
HSW	= 0x0F,
VSW	= 0x04,
VDS	= 0x1B,
VDE	$= 0 \mathrm{xFC},$
VDSD	= 0x3B,
VDED	= 0x5B.



Figure 3.4.1 Picture Composition from Frame Buffer to Display Using Example Register Settings



Figure 3.4.2 Display Signals Using Internal Dot Clock and Internal Sync Signals; signals HDISP and VDISP show active display area in horizontal and vertical direction respectively (Note that VDISP is an internal signal only)

The following are example register settings while external synchronization signals HSYNC and VSYNC are used:

Same as internal synchronization signals:

HTN	= 0x05,
HTND	= 0x01,
VDS	= 0x1B,
VDE	= 0xFC,
VDSD	= 0x3B,
VDED	= 0x5B.

Different from settings using internal synchronization signals:

HDS	= 0x14,
HDE	= 0xB4,
HDSD	= 0x34,
HDED	= 0x54.

Not relevant registers:

HC, VC, HSW, VSW.

The display shows the same picture with the selected external synchronization signals HSYNC and VSYNC as in case of internal synchronization signal described before.



Figure 3.4.3 Display Signals Using Internal Dot Clock and External Sync Signals (Note that VDISP is an internal signal only)

4. Interrupt Controller (INTC)

The Interrupt Controller has the following purpose:

- show the cause of an interrupt
- make it possible for software to mask all interrupts, except the NMI
- handle 3 external interrupt pins
- handle non-maskable-interrupt (NMI)

4.1 Basic Interrupt Handling

The following list shows the basic steps of an interrupt handler:

- 1. Change Status Register of CPU to inhibit interrupts with equal or lesser priority.
- 2. Read Cause Register of CPU to get cause of interrupt. (see also table below)
- 3. Read IRQR of Interrupt Controller to get more information about interrupt source.
- 4. Run interrupt routine.
- 5. Reset interrupt in source.
- 6. Reset bit of interrupt source in IRQR of Interrupt Controller.
- 7. Restore Status Register of CPU and jump back to program.

The following table shows all interrupt sources and the corresponding interrupt pin on the CPU:

Interrupt Source	Interrupt Pin of CPU
External interrupt 0	INT2
External interrupt 1	INT3
External interrupt 2	INT3
PWM timer	INT1
Periodic timer 0	INT0
Periodic timer 1	INT1

Interrupt Source	Interrupt Pin of CPU
DMAC	INT2
GDC	INT2
PORT	INT4
TXCAN	INT4
TXSEI	INT4
UART	INT5

4.2 Registers

Register Overview

Name	Phys. Address (hex)	Function
IRQR	1C04 0000	Indicates interrupt sources
IMASKR	1C04 0004	Enables/ disables interrupts
ILEXT	1C04 0008	Edge/ level detection of external interrupts

Interrupt Request Register (IRQR), Interrupt Mask Register (IMASKR)

IRQR: If an interrupt occurs, the corresponding bit is set to 1. Writing 0 to a bit resets the contents.

Writing 1 to a bit does not change the contents.

IMASKR: 1 =enables interrupt

0 = disables interrupt (an incoming interrupt will be stored in IRQR, but no interrupt request will be sent to CPU)

Bit	31	30	29	28	27	26	25	24
Name	EXT2	EXT1	EXT0	GDC	DMAC1	DMAC0	T1	T0
Bit	23	22	21	20	19	18	17	16
Name	MPWM ⁽¹⁾	SEIEXC	CAN1EXC	CAN0EXC	SIO3EXC	SIO2EXC	SIO1EXC	SIO0EXC

Bit	15	14	13	12	11	10	9	8
Name	PWM	PORT	SEITX	SEIRX	CAN1TX	CAN1RX	CAN0TX	CANORX

Bit	7	6	5	4	3	2	1	0
Name	SIO3TX	SIO3RX	SIO2TX	SIO2RX	SIO1TX	SIO1RX	SIO0TX	SIO0RX

 $^{(1)}\,$ Only in IMASKR, in IRQR this bit is wired to zero

Bit	Name	Cause of Interrupt	Reset Value	R/W
31	EXT2	External interrupt 2	0	R/W
30	EXT1	External interrupt 1	0	R/W
29	EXT0	External interrupt 0	0	R/W
28	GDC	Vertical or horizontal sync. on GDC	0	R/W
27	DMAC0	DMA on channel 0 finished or error on channel 0	0	R/W
26	DMAC1	DMA on channel 1 finished or error on channel 1	0	R/W
25	T1	Periodic timer 1	0	R/W
24	TO	Periodic timer 0	0	R/W
23	MPWM	Overflow on PWM timer enable (only in IMASKR, in IRQR this bit is wired to zero)	0	R/W
22	SEI EXC	Exception during TXSEI transfer	0	R/W
21	CAN1 EXC	Status change in TXCAN1	0	R/W
20	CAN0 EXC	Status change in TXCAN0	0	R/W
19	SIO3 EXC	Exception during serial I/O on UART channel 3	0	R/W
18	SIO2 EXC	Exception during serial I/O on UART channel 2	0	R/W
17	SIO1 EXC	Exception during serial I/O on UART channel 1	0	R/W
16	SIO0 EXC	Exception during serial I/O on UART channel 0	0	R/W

Bit	Name	Cause of Interrupt	Reset Value	R/W
15	PWM	PWM counter reached compare value or overflow of PWM counter if enabled by bit 23 of IMASKR	0	R/W
14	PORT	Interrupt from PORT module	0	R/W
13	SEI TX	Transmission on TXSEI finished	0	R/W
12	SEI RX	Reception on TXSEI finished	0	R/W
11	CAN1 TX	Transmission on TXCAN1 finished	0	R/W
10	CAN1 RX	Reception on TXCAN1 finished	0	R/W
9	CAN0 TX	Transmission on TXCAN0 finished	0	R/W
8	CAN0 RX	Reception on TXCAN0 finished	0	R/W
7	SIO3 TX	Transmission on UART channel 3 finished	0	R/W
6	SIO3 RX	Reception on UART channel 3 finished	0	R/W
5	SIO2 TX	Transmission on UART channel 2 finished	0	R/W
4	SIO2 RX	Reception on UART channel 2 finished	0	R/W
3	SIO1 TX	Transmission on UART channel 1 finished	0	R/W
2	SIO1 RX	Reception on UART channel 1 finished	0	R/W
1	SIO0 TX	Transmission on UART channel 0 finished	0	R/W
0	SIO0 RX	Reception on UART channel 0 finished	0	R/W

<u>ILEXT</u>

The register ILEXT controls edge or level detection of all external interrupt pins. When edge detection is enabled, an interrupt is caused on falling edge.

When level detection is enabled, an interrupt is caused on low level. On level detection the bits in IRQR show the current level of the external interrupt pin. Before you can clear the interrupt, the external interrupt signal must be set to 1.

Bit	31	30	29	28	27 (0
Name	_	LEXT2	LEXT1	LEXT0	_	

Bit	Name	Function	Reset Value	R/W
31	_	Wired to zero	0	R
30	LEXT2	0 = Edge detection on external interrupt 2 (falling edge)1 = Level detection on external interrupt 2 (low level)	0	R/W
29	LEXT1	0 = Edge detection on external interrupt 1 (falling edge) 1 = Level detection on external interrupt 1 (low level)	0	R/W
28	LEXT0	0 = Edge detection on external interrupt 0 (falling edge) 1 = Level detection on external interrupt 0 (low level)	0	R/W
27:0	_	Wired to zero	0	R
4.3 Non Maskable Interrupt

The TMPR3916F generates a non-maskable interrupt exception of the transition from high to low of the NMI* signal. To generate the next non-maskable interrupt exception, the NMI* signal must be set to high again and then to low.

The TX39 core completes the current bus operation, before it acknowledges the non-maskable interrupt exception. When the TX39 is not owner of the bus at the moment, the non-maskable interrupt occurs, the non-maskable interrupt must wait until TX39 regains the busmastership.

TOSHIBA

5. TIMER

The TIMER module contains the following features:

- Two periodic timers with variable intervals
- A PWM timer with variable interval / pulse width (PWM = pulse width modulation)

5.1 PWM Timer

The PWM timer contains a 16 bit counter. The TIMER module sends an interrupt, when the counter reaches a programmable compare value. In addition an interrupt can be sent on the overflow of the counter, if the bit 23 (MPWM) of IMASKR in the Interrupt Controller is set. The PWM counter starts after the bit 15 (PWM) of IMASKR in the Interrupt Controller is set. Setting bit 15 of IMASKR to 0 will clear the PWM Counter.



Figure 5.1.1 Block Diagram for Interrupt Generation

TOSHIBA

Use the following **formula** to calculate the time between start of the PWM counter and send of **PWM interrupt** (pulse width):

PWMVAL = compare value of PWM Timer (see register description of PWMVAL)

Time to PWM Interrupt	=	PWMVAL System frequency	× 1 / Prescaler	
-----------------------	---	----------------------------	-----------------	--

Use the following **formula** to calculate the time between start and overflow of the PWM counter:

Time to PWM Interrupt	=	65536 System frequency	× 1 / Prescaler	
-----------------------	---	---------------------------	-----------------	--

Register Overview

Name	Phys. Address (hex)	Function
PWMVAL	1C01 0008	Compare value for 16 bit PWM counter

PWM Value Register (PWMVAL)

Bit	31 16	15	3	2	1	0
Name	PWMVAL	_			PWMPRE	=

Bit	Name	Function	Reset Value	R/W
31:16	PWMVAL	Compare Value of PWM Counter	0x007F	R/W
		If the PWM counter reaches the value of this register an interrupt is generated.		
15:3		Wired to zero	0	R
2:0	PWMPRE	Prescaler of PWM Counter	101	R/W
		The following clock is used to provide PWM counter:		
		000 = 1/2 system clock		
		001 = 1/4 system clock		
		010 = 1/8 system clock		
		011 = 1/16 system clock		
		100 = 1/32 system clock		
		101,110,111 = 1/64 system clock		

5.2 Periodic Timers

Both periodic timers are running all the time. Every time they reach the end of the interval, they cause an interrupt. The interrupt is maskable in the Interrupt Controller (INTC). Both periodic timers use the same prescaler.

Use the following **formula** to calculate the interval:

T0INT = interval	settings of	periodic	timer	0 (see	register	description	of	TITR)
T1INT = interval	settings of	periodic	timer	1 (see	register	description	of	TITR)

Interval of Timer 0	=	2 ^(TOINT + 8) System frequency	× 1 / Prescaler
Interval of Timer 1	=	2 ^(T1INT + 9) System frequency	× 1 / Prescaler

Note that at the same settings timer 0 has twice the speed of timer 1.

Example:

T0INT = interval setting of Periodic Timer 0 = 010 (bin) = 2 (dec) TPRE = prescaler setting = 100 (bin) \Rightarrow Prescaler = 1 / 32 (dec)

Interval of Timer 0	=	2 ^(2 + 8) 60 MHz	× 32 =	32768 60 MHz	= 0.55 msec

Register Overview

Name	Phys. Address (hex)	Function
TIMER	1C01 0000	16 bit free-running counter
TITR	1C01 0004	Settings for periodic timer

TIMER Register

Bit	31	16	15	0
Name	Т			

Bit	Name	Function	Reset Value	R/W
31:16	т	Free running counter The free running counter provides the periodic timers. The counter runs all time on output clock of the prescaler (bits [2:0] of TITR)	0x0000	R/W
15:0	-	Wired to zero	0x0000	R

TOSHIBA

<u>TITR</u>

Bit	31	27	26	25	24	23		19	18	17	16
Name	_	_		T1INT			_		TOINT		
Bit	15							3	2	1	0
Name										TPRE	

Bit	Name	Function	Reset Value	R/W
31:27		Wired to zero	0	R
26:24	T1INT	Interval of Periodic Timer 1	000	R/W
		For interval calculation see above formula		
23:19	_	Wired to zero	0	R
18:16	TOINT	Interval of Periodic Timer 0	000	R/W
		For interval calculation see above formula		
15:3		Wired to zero	0	R
2:0	TPRE	Prescaler for Timer 0 and Timer 1	101	R/W
		The following clock is used to provide the periodic timer:		
		000 = 1/2 system clock		
		001 = 1/4 system clock		
		010 = 1/8 system clock		
		011 = 1/16 system clock		
		100 = 1/32 system clock		
		101, 110, 111 = 1/64 system clock		

6. Direct Memory Access Controller (DMAC)

The purpose of the Direct Memory Access Controller (DMAC) is to accelerate system speed and to make it easier for software to transfer data between memory and peripheral devices. The DMA Controller contains the following **features**:

- The DMAC consists of two independent channels: channel 0 and channel 1. Channel 0 has higher priority than channel 1 on GBUS transfers.
- DMA transactions are <u>only possible</u> from **device to memory** or from **memory to device**. Devices are for example UART and TXSEI.
- The DMA transfer will start after request of a peripheral device. That's why only data transfer will happen, when the device needs data. The UARTs, the TXSEI or an external device can send a request.
- On the end of a transaction or at the occurrence of an error an interrupt will be caused. The interrupt is only maskable in the Interrupt Controller (INTC).

The following **sequence** shows the principle use of the DMA Controller to transfer data between memory and a peripheral device:

- 1. Configure the DMA and the peripheral device. Set the number of Bytes to be transferred.
- 2. The DMA Controller waits for a request of the peripheral device.
- 3. The DMA Controller transfers data between memory and the peripheral device.
- 4. The DMA Controller sends an acknowledge to the peripheral device.
- 5. If there are more bytes left to transfer go to point 2.
- 6. The DMA Controller causes an interrupt.

6.1 Programming the DMA Controller

The programming of both channels are done in the same way. All register values are given in hexadecimal format.

6.1.1 Start DMA Transaction Between Memory and TXSEI/ UART

The DMA transaction between memory and TXSEI/ UART is the main application of the DMA Controller. These transactions are only possible as **32-bit word transfers**. One data piece fills the lower bits of the memory word.

In case of a receive, the data will be stored in the memory in the same way. The rest of the word (higher bits) will be filled with a random value.

Execute the following steps to start a DMA transaction:

- 1. Write the table value in
 - bits [3:0] of the Chip Configuration Register (CCR) for channel 0 :
 - bits [7:4] of the Chip Configuration Register (CCR) for channel 1 :

Device	Memory >> Device (transmit)	Device >> Memory (receive)
SIO 0	0x0	0x1
SIO 1	0x2	0x3
SIO 2	0x4	0x5
SIO 3	0x6	0x7
TXSEI	0x8	0x9

memory >> device: Write the start pointer of your sending data into the Source Address Register (SAR).

Write the address of the device data register into the Destination Address Register (DAR).

device >> memory: Write the address of the device data register into the Source Address Register (SAR).

Write the start pointer of your receiving data into the Destination Address Register (DAR).

- <u>Note</u>: You must write the physical addresses into the registers SAR and DAR. All addresses have to be word aligned.
- 3. Write the number of bytes you want to transfer into the Byte Count Register (BCR).
 - <u>Note</u>: The DMA Controller transfers a 32-bit word in every step. That's why the byte count must be at least 4. In addition, the contents of the Byte Count Register must be a multiple of 4.

<u>For example</u>: The bytes 0x6E and 0x37 shall be transmitted over the UART. First these bytes have to be stored in bits [7:0] of the words in the memory. The first word in the memory is then 0x0000006E and the second word is 0x00000037.

memory >> device: Write the value 0xA9 into the Operation Definition Register (ODR).
 device >> memory: Write the value 0x69 into the Operation Definition Register (ODR).
 Write the value 0x11 into the Channel Control Register (CCR).

Now the DMA Controller waits for a request of the external device to start the first transfer.

5. Configure and start the devices TXSEI or UART.

After DMA transaction has finished, the DMA Controller sets the OPC bit (bit 0) in the Channel Status Register (CSR) and generates an interrupt. Each channel has its own interrupt signal. The interrupts are only maskable in the Interrupt Controller.

To terminate a running DMA transaction, set bit 22 (ABT) in the Channel Control Register (CCR).

6.1.2 Start DMA with External Device

The Capricorn2 has one pin for an external DMA request signal. For instance the external request makes sense together with a PORT module. The procedure is similar to a UART/ TXSEI transaction. For details of the procedure see section "Start DMA transaction between memory and TXSEI/UART" and the register description.

The following steps are executed to start a DMA transaction:

- 1. Write the hexadecimal-value 0xA in
 - bits [3:0] of the Chip Configuration Register (CCR) for channel 0
 - bits [7:4] of the Chip Configuration Register (CCR) for channel 1
- 2. Define source and destination address in registers SAR and DAR.
- 3. Write the number of bytes you want to transfer into BCR.
- 4. Write the following value into ODR:

Application	Memory >> Device (transmit)	Device >> Memory (receive)	
Edge detection on external request	0xA8	0x68	
Level detection on external request	0xA9	0x69	

Write the following value into CCR:

Application	Memory >> Device (transmit)	Device >> Memory (receive)	
Positive logic on external request	0x19	0x19	
Negative logic on external request	0x11	0x11	

Now the DMA Controller waits for a request of the external device to start the first transfer.

5. Configure and start external device.

When the DMA Controller starts its first transfer, it sets the external acknowledge signal to 0. After finishing the whole DMA transaction, the DMA Controller sets the external acknowledge signal to 1.

6.1.3 What to Do, When Errors Occur

One of the following reasons can be responsible for an error:

- The software has made invalid settings in the Operation Definition Register (ODR) or in the Channel Control Register (CCR).
- The software has defined an address in the Source or Destination Address Register (SAR or DAR), that does not exist. The access to this address has caused a bus error.
- Either the byte count, the source address or the destination address is not correct aligned.

The DMA Controller sends an interrupt, when an error occurs.

These steps need to be executed in case of an error:

- 1. Read the contents of the Channel Error Register (CER) to get the cause of the error.
- 2. For details see the register description.
- 3. Write 0x80 into the Channel Control Register (CCR).
- 4. Write 0x00 into the Channel Status Register (CSR).
- 5. Start the whole DMA programming procedure from the first point.

6.2 Registers

Overview:

Register (short name)	Physical Address (hex)	Name	Function
ODR0 ODR1	1C060000 1C060010	Operation Definition Register	Basic channel settings
CCR0 CCR1	1C060001 1C060011	Channel Control Register	Controls channel operations
CER0 CER1	1C060002 1C060012	Channel Error Register	Cause of an error or interrupt
CSR0 CSR1	1C060003 1C060013	Channel Status Resister	Channel operating status
SAR0 SAR1	1C060004 1C060014	Source Address Register	Specifies the address, where to get data from
DAR0 DAR1	1C060008 1C060018	Destination Address Register	Specifies the address, where to write data to
BCR0 BCR1	1C06000C 1C06001C	Byte Count Register	Specifies the number of transfer data in byte units

Operation Definition Register (ODR)

Bit	31	30	29	28	27	26	25	24
Name	SAC	DAC	PSIZ		05	SIZ	MSIZ	BST

Bit	Name	Function	Reset Value	R/W
31	SAC	Specifies, if the Source Address Register should count up. 0 = Source address does not count up (device to memory transfer) 1 = Source address counts up on each transfer (memory to device transfer) This his hould be act to 0, when the DAC his is patter 1.	0	R/W
30	DAC	 This bit should be set to 0, when the DAC bit is set to 1. Specifies, if the Destination Address Register should count up. 0 = Destination address does not count up (memory to device transfer) 1 = Source address counts up on each transfer (device to memory transfer) 	0	R/W
		This bit should be set to 0, when the SAC bit is set to 1.		
29:28	PSIZ	Specifies the size of the device data register. 00 = 8 bits, register bits [31:24] 01 = 16 bits, register bits [31:16] 10 = 32 bits, register bits [31:0] 11 = Setting prohibited	00	R/W
27:26	OSIZ	Specifies the width of DMA transfer. 00 = 8 bits 01 = 16 bits 10 = 32 bits 11 = Setting prohibited	00	R/W
25	MSIZ	Specifies the bus width of the memory. 0 = 32 bits 1 = 16 bits (there is no use for this setting)	0	R/W
24	BST	Specifies the detection mode for the request signal from the device. 0 = Edge detection 1 = Level detection For UART and TXSEI request signals You must use level detection.	0	R/W

Channel Control Register (CCR)

Bit	23	22	21	20	19	18	17	16
Name	RST	ABT		CEN	RPL			ETE

Bit	Name	Function	Reset Value	R/W
23	RST	Performs a software reset on all of the channel registers. 0 = Normal operation 1 = Executes software reset	0	R/W
22	ABT	Termination of channel operations regardless of the operating status. 0 = Normal operation 1 = Termination of current DMA transaction	0	R/W
21	_	Unused	0	R/W
20	CEN	Sets the channel to operating mode. 0 = Channel is inactive 1 = Start DMA transaction	0	R/W
19	RPL	Specifies the polarity of the device request signal. 0 = Negative logic (low level / falling edge) 1 = Positive logic (high level / rising edge) UART and TXSEI use negative logic.	0	R/W
18:17		Wired to zero	00	R
16	ETE	Decides if the request signal from a device is provided to the DMAC. 0 = No request signal is provided to the DMAC 1 = Request signal is provided to the DMAC Without setting this bit to 1, the DMA controller does not start a transaction.	0	R/W

Channel Error Register (CER)

Bit	15	14	13	12	11	10	9	8
Name	SWA	BER	ACE	CONF	SBE	DBE	BCE	AER

Bit	Name	Function	Reset Value	R/W
15	SWA	Software Abort: If this bit is set to 1, the software has terminated the current DMA transaction	0	R
14	BER	Bus Error: If this bit is set to 1, a bus error has occurred on DMA transfer.	0	R
13	ACE	Address or Count Error: (ACE = BCE + AER) If this bit is set to 1, a byte count error (BCE, bit 9) or an address boundary error (AER, bit 8) has occurred.	0	R
12	CONF	Configuration Error: If this bit is set to 1, the software has made invalid settings in the Operation Definition Register (ODR) or in the Channel Control Register (CCR).	0	R
11	SBE	Bus Error on Source Address Access: If this bit is set to 1, a bus error has occurred during read from a source.	0	R
10	DBE	Bus Error on Destination Address Access: If this bit is set to 1, a bus error has occurred during write to a destination.	0	R

Bit	Name	Function	Reset Value	R/W
9	BCE	Byte Count Error: If this bit is set to 1, the software has stored a value in the Byte Count Register, which is not correct aligned. For example: When the DMA Controller transfers 32 bit words, it must be possible to divide the contents of the Byte Count Register by 4.	0	R
8	AER	Address Error: If this bit is set to 1, the software has stored a value in the Source or Destination Address Register, which is not correct aligned. For example: When the DMA Controller transfers 32 bit words, the lower two bits of the Source- and the Destination Address Register must be zero.	0	R

Channel Status Register (CSR)

Bit	7	6	5	4	3	2	1	0
Name			_		_	ACT	EXC	OPC

Bit	Name	Function	Reset Value	R/W
7:3		Wired to zero	0	R
2	ACT	Channel Operation Status	0	R
		If this bit is set to 1, the channel is executing a DMA.		
1	EXC	Exception If this bit is set to 1, an error has occurred during DMA transfer. The cause of error is shown in the Channel Error Register (CER). You can delete the exception by writing 0 to this bit. Writing 1 to this bit shows no effect.	0	R/W
0	OPC	Operation Successful Completed If this bit is set to 1, the DMA transaction has finished without any errors.	1	R

Source Address Register (SAR)

Bit	31	24	23 0)
Name	SAL		SAC	

Bit	Name	Function	Reset Value	R/W
31:24	SAL	Base Address This part of the source address will not count up.	0	R/W
23:0	SAC	Address Offset This part of the source address will count up on every read, when the DMA Controller transfers data from memory to a peripheral device.	0	R/W

Destination Address Register (DAR)

Bit	31	24	23	0
Name	DAL		DAC	

Bit	Name	Function	Reset Value	R/W
31:24	DAL	Base Address	0	R/W
		This part of the destination address will not count up.		
23:0	DAC	Address Offset This part of the destination address will count up on every write, when	0	R/W
		the DMA Controller transfers data from a peripheral device to the memory.		

Byte Count Register (BCR)

Bit	31	24	23	0
Name		-	BC	

Bit	Name	Function	Reset Value	R/W
31:24	_	Unused	0	R
23:0	BC	These bits contain the number of bytes left to transfer. The DMA Controller decrements the contents of this register after every transfer.	0	R/W

7. CAN Module (TXCAN)

Outline and Features of TXCAN:

- 2.0 B active
- Standard identifier and remote frames
- Extended identifier and remote frames
- Full-CAN Controller
- 16 Mailboxes (15 Receive & Transmit + 1 Receive-only)
- Baud rate up to 1MBit/sec on the CAN bus at minimum 8 MHz system clock
- Extended prescaler
- Bit Timing Parameter like Intel 82527TM
- selectable mechanism for internal arbitration of transmit messages
- Time-Stamp for receive and transmit messages
- Readable Error Counters
- Warning Level IRQ, Error passive IRQ, Bus-off IRQ
- Local Loop Back Test Mode (Self Acknowledge)
- Programmable global mask for mailboxes 0-14
- Programmable local mask for mailbox 15
- Acceptance mask register for identifier extension bit
- Flexible interrupt structure
- Flexible status interface
- Sleep Mode
- Halt Mode
- Wake-up on CAN-bus activity or MCU access



Figure 7.1.1 Block Diagram CAN Module

7.1.1 Message Buffers

The message storage is implemented in a single-port RAM, which can be addressed by the inner CAN core and the MCU. The MCU controls the CAN controller by modifying the various mailboxes in the RAM or the configuration registers.

In order to initiate a transfer, the transmission request bit has to be set in the corresponding register. Afterwards the entire transmission procedure and possible error handling is done without any MCU involvement. If a mailbox has been configured as receive the MCU reads the mailbox data using MCU read instructions. The mailbox can be configured to interrupt the MCU after every successful message transmission or reception.

The mailbox module provides 16 mailboxes of 8-byte data length, 29 bit identifier and several control bits. Each mailbox can be configured as either transmit or receive, except for mailbox 15. This mailbox is a receive-only buffer with a special acceptance mask designed to select groups of message identifiers to be received.

The mailbox area is implemented in a single-port-RAM.

7.1.2 Electrical CAN-Interface

The interface to the CAN bus is a simple two-wire line consisting of an input pin Rx and an output pin Tx. The pins are thought to operate with CAN bus transceivers according to ISO/DIS 11989 (e.g. Philips PCA 82C252, Bosch CF150 or Siliconix SI 9200).

7.2 TXCAN Registers

TXCAN Local Memory Map

physical base address channel 1 = 1C07 0000 (hex) physical base address channel 2 = 1C07 8000 (hex)

Offset Address	Name	Description
0x000	DPRAM	Mailbox RAM (mailbox 0)
:		
0x0F0	DPRAM	Mailbox RAM (mailbox 15)
0x100	МС	Mailbox Configuration Register
0x104	MD	Mailbox Direction Register
0x108	TRS	Transmit Request Set Register
0x10C	TRR	Transmit Request Reset Register
0x110	TA	Transmission Acknowledge Register
0x114	AA	Abort Acknowledge Register
0x118	RMP	Receive Message Pending Register
0x11C	RML	Receive Message Lost Register
0x120	LAM	Local Acceptance Mask Register
0x124	GAM	Global Acceptance Mask Register
0x128	MCR	Master Control Register
0x12C	GSR	Global Status Register
0x130	BCR1	Bit Configuration Register 1
0x134	BCR2	Bit Configuration Register 2
0x138	GIF	Global Interrupt Flag Register
0x13C	GIM	Global Interrupt Mask Register
0x140	MBTIF	Mailbox Transmit Interrupt Flag Register
0x144	MBRIF	Mailbox Receive Interrupt Flag Register
0x148	MBIM	Mailbox Interrupt Mask Register
0x14C	CDR	Change Data Request
0x150	RFP	Remote Frame Pending Register
0x154	CEC	CAN Error Counter Register
0x158	TSP	Time Stamp Counter Prescaler
0x15C	TSC	Time Stamp Counter

7.2.1 Mailbox Structure





Figure 7.2.1 Mailbox RAM Structure

Each mailbox consists of 16 bytes. The first 4 bytes ID0 to ID3 contain the identifier. Byte 4 (MCF) contains the message control field and byte 5 is unused. Byte 6 and 7 are reserved for the time stamp value TSV of an implemented free running counter that indicates when a message was received or transmitted. The data field consists of the bytes D0 to D7.

One mailbox includes the following data:

- the 29 bit identifier, 11 bit base ID and 18 bit extended ID (ID0-ID3)
- the identifier extension bit (IDE) (ID3, bit7)
- the global (local) acceptance mask enable bit GAME (LAME) (ID3, bit6)
- the remote frame handling bit RFH (ID3, bit5)
- the remote transmission request bit (RTR) (MCF, bit4)
- the data length code (DLC) (MCF, bit0-3)
- up to eight bytes for the data field (D0-D7)
- two bytes for the time stamp value (TSV)

Message Identifier (ID0 .. ID3)

Bit	31	30	29	28	18	17	C)
Name	IDE	GAME	RFH			ID		

Bit	Name	Function
31	IDE	Kind of frame (length of identifier)
		0 = Standard frames (CAN 2.0A), 11 bit identifier
		1 = Extended frames (CAN 2.0B), 29 bit identifier
30	GAME	Use of global acceptance mask (mailbox 0 to 14)
		0 = The received message will only be stored, when the received identifier is identically to that in the mailbox.
		1 = The global acceptance mask will be used for acceptance filtering.
		The bit 30 of mailbox 15 is called LAME and determines, if the local acceptance mask will be used for acceptance filtering.
29	RFH	Remote Frame Handling (only for transmit mailboxes)
		0 = Software must handle remote frames
		1 = The mailbox will automatically response to remote frames
28:18	ID	Identifier
		Contains standard identifier or first bits of extended identifier
17:0	ID	Identifier
		Contains the last bits of extended identifier

Message Control Field (MCF)

Bit	31 5	4	3	2	1	0
Name	_	RTR	DLC			

Bit	Name	Function
31:5		No function
4	RTR	Remote Frame
		0 = Normal frame
		1 = Remote frame
3:0	DLC	Data Length These bits contain the number of data bytes transferred by the frame. Only the values 0000(bin) to 1000(bin) are allowed. If these bits are set to 1001(bin) or more, the TXCAN will send 8 data bytes.

7.2.2 Control Registers

Mailbox Configuration Register (MC)

Bit	15	0
Name	MC	

Bit	Name	Function	Reset Value	Mode
15:0	MC	 Mailbox Enable 0 = The corresponding mailbox MBn is disabled for the CAN module and the write access to the identifier field of the mailbox is possible. 1 = The mailbox is enabled for the TXCAN state machine. Write access to the identifier field of an enabled mailbox is denied. Write access to the data field and control field of a mailbox is always possible. After power-up, all bits in MC are cleared and all mailboxes are disabled. 	0	R/W

Mailbox Direction Register (MD)

Bit	15	14	0
Name	MD15	MD0 MD14	

Bit	Name	Function	Reset Value	Mode
15	MD15	Mailbox Direction of Mailbox 15 Mailbox 15 is receive only. This bit is always 1 and can not be changed.	1	R
14:0	MD0 to MD14	Mailbox Direction of Mailboxes 0 to 14 Each mailbox can be configured as transmit mailbox or receive mailbox. 0 = Transmit mailbox 1 = Receive mailbox	0	R/W

7.2.3 Message Transmission

The transmission control consists of two registers. One register for setting (TRS) and one for resetting (TRR) the transmission request. In this manner it is possible to clear the transmission request without generating a conflict in the handling of the transmit mailboxes in the state-machine. This mechanism also prevents the clearing of the transmission request of a mailbox which transmission is already in progress.

The data to be transmitted will be stored in a mailbox configured as transmit mailbox (MDn = 0). After writing the data and the identifier into the mailbox RAM, the message will be sent if the corresponding TRS bit has been set and the mailbox is enabled (MCn = 1).

If there is more than one mailbox configured as transmission mailbox and more than one corresponding TRS is set, then the messages will be sent in the selected order. The order of transmission can be selected in the Master Control Register (MCR).

If MTOS is set to "0", the mailbox with the lower number has the higher priority. For example: if the mailboxes MB0, MB2 and MB5 are configured for transmission and the corresponding TRS bits are set, then the messages will be transmitted in the following order: MB0, MB2 and MB5. If a new transmission request is set for MB0 during the processing of MB2 then in the next internal arbitration-run MB0 will be selected for the next transmission. This will also happen, when the TXCAN loses arbitration while transmitting MB2. In this case, MB0 will be sent at the next opportunity instead of MB2.

If MTOS is set to "1", the priority of the identifier stored in the mailbox will determine the sending order. The mailbox with the higher priority identifier will be sent first.

In case of a lost arbitration on the CAN bus line a new internal arbitration run will be started and the message with the highest priority will be sent at the next possible time.

Bit	15	14	0
Name		TRS	

Transmission Request Set Register (TRS)

Bit	Name	Function	Reset Value	Mode
15	_	Wired to zero	0	R
14:0	TRS	Setting TRSn causes the particular message "n" to be transmitted.	0	R/S

15	_	Wired to zero	0	R
14:0	TRS	Setting TRSn causes the particular message "n" to be transmitted. Several bits can be set simultaneously. The messages will be sent one after the other in the selected transmission order. The transmission order can be selected by the MTOS bit in the Master Control Register (MCR).	0	R/S
		The bits in TRS will be set by writing "1" at the corresponding bit position from the MCU. Writing a "0" has no effect. After power-up, all bits are cleared.		

The TRS bits can only be set by the MCU and will be reset by internal logic in case of a successful transmission or an aborted transmission (if requested by setting the corresponding TRR bit) or a hard/software reset. Bit 15 is not implemented because the mailbox 15 is the receive-only mailbox. If a mailbox is configured as receive the corresponding bit in TRS can not be set by MCU.

Transmission Request Reset Register (TRR)

Bit	15	14	0
Name		TRR	

Bit	Name	Function	Reset Value	Mode
15		Wired to zero	0	R
14:0	TRR	Setting TRRn causes a transmission request to be cancelled that was initiated by the corresponding bit TRSn, provided that, the transmission of this mailbox is not currently in process. If the corresponding message is currently processed the bit will be reset in the following cases: a successful transmission (normal operation), an aborted transmission in case of a lost arbitration or an error condition detected on the CAN bus line. In case of an aborted transmission, the corresponding status bit AAn will be set and in case of a successful transmission, the status bit TAn will be set. The bits in TRR will be set by writing a "1" from the MCU. Writing a "0" has no effect. After power-up, all bits are cleared.	0	R/S

These bits can only be set by the MCU and reset by the internal logic. They will be reset by internal logic in case of a successful transmission or an aborted transmission. Bit 15 is not implemented because the mailbox 15 is the receive-only mailbox. If TRRn is set the write access to the corresponding mailbox is denied. If a mailbox is configured as receive the corresponding bit in TRR can not be set by MCU.

Note: When TRSn is set, after setting TRRn to "1":

- A transmission request of a message, which is not currently in process, will be cleared immediately $(TRSn \rightarrow 0, TRRn \rightarrow 0, AAn \rightarrow 1)$.
- A transmission request of a message which is currently processed will be cleared in case of a lost arbitration or an error condition on the CAN bus (TRSn → 0, TRR → 0, AAn → 1).
- A transmission request of a message which is currently processed will not be cleared if there is no lost arbitration and no error condition on the CAN bus (TRSn → 0, TRRn → 0, TAn → 1).

Transmission Acknowledge Register (TA)

Bit	15	14	0
Name		ТА	

Bit	Name	Function	Reset Value	Mode
15	_	Wired to zero	0	R
14:0	ТА	If the message of mailbox "n" has been transmitted successfully, the bit "n" of this register will be set and a transmission successful interrupt is generated, if it is enabled. The bits in TA will be reset by writing a "1" from the MCU to TA or TRS. Writing a "0" has no effect. After power-up, all bits are cleared.	0	R/C

Abort Acknowledge Register (AA)

Bit	15	14	0
Name		AA	

Bit	Name	Reset Value	Mode	
15	_	Wired to zero	0	R
14:0	AA	If the transmission of the message in mailbox "n" has been aborted, the bit "n" of this register will be set and a transmission abort interrupt is generated, if it is enabled. The bits in AA will be reset by writing a "1" from the MCU to AA or TRS. Writing a "0" has no effect. After power-up, all bits are cleared.	0	R/C

Change Data Request (CDR)

Bit	15	14	0
Name		CDR	

Bit	Name	Function	Reset Value	Mode
15		Wired to zero	0	R
14:0	CDR	If the CDR bit of a transmit mailbox is set, a transmission request for this mailbox will be ignored. That means, that a mailbox with TRS and CDR set will not be considered in the internal arbitration-run: the mailbox is locked for trans mission. The processing of this mailbox in the arbitration-run will be considered again after clearing the CDR bit. After power-up, all bits are cleared.	0	R/C

CDR is useful for dealing with remote frames. It is intended for updating the data field of a transmit mailbox, which is configured for automatic reply to remote frames (RFH bit set). By using the CDR bit, the user can update the data field without a need of taking additional care of the data consistency.

See also section "Handling of Message-Objects".

7.2.4 Message Reception

The identifier of each incoming message is compared to the identifiers held in the receive mailboxes. The comparison of the identifiers depends on the value of the global/local acceptance mask enable bit (GAME/LAME) stored in the mailbox and the data held in the global/local acceptance mask (GAM/LAM). When a matching identifier is detected, the received identifier, the control bits and the data bytes are written into the matching RAM location. At the same time the corresponding receive message pending bit RMPn is set and a receive-interrupt is generated, if it is enabled. After finding a matching identifier, no further compare will be done. If no match is detected, the message is rejected. The RMP bit has to be reset by the MCU after reading the data. If a second message has been received for this mailbox and the RMP bit is already set, the corresponding message lost bit (RML) is set. In this case, the stored message will be overwritten with the new data.

Only if an incoming message does not match to one of the mailboxes 0 to 14, this message will be stored in the receive-only mailbox in case of a matching identifier (acceptance filter).

The following figure shows the timing of the flags and the write to the mailbox during message reception:

CAN Bus	 S O F	Message 1 for mailbox "n"	E O F	l F S	S O F	Message 2 for mailbox "n"	E O F	l F S	
Message is valid									
Set RMP									
RMPn register									
Set RML									
RMLn register									
Copy ID and data to mailbox									

Figure 7.2.2 Timing for Writing Received Message to Mailbox, Including Flags

Receive Message Pending Register (RMP)

Bit	15	0
Name	RMP	

Bit	Name	Function	Reset Value	Mode
15:0	RMP	If mailbox "n" contains a received message, bit RMPn of this register will be set. These bits can only be reset by the MCU, and set by the internal logic. A new incoming message will overwrite the stored one. In this case, the corresponding status bit RMLn will be set before overwriting begins. The bits in RMP and RML can be cleared by a write access to the register RMP with a "1" at the corresponding bit location. After power-up, all bits are cleared.	0	R/C

Receive Message Lost Register (RML)

Bit	15	0
Name	RML	

Bit	Name	Function	Reset Value	Mode
15:0	RML	If there is an overload condition for mailbox "n", bit RMLn of this register will be set. These bits can only be reset by the MCU, and set by the internal logic. The bits can be cleared by a write access to the register RMP with a "1" at the corresponding bit location. After power-up, all bits are cleared.	0	R/C

See also section "Handling of Message-Objects".

7.2.5 Remote Frame Handling

If a remote frame has been received, the internal FSM will compare the identifier to all identifiers of the mailboxes. The comparison of the identifiers depends on the value of the bit global/local acceptance mask enable (GAME/LAME) stored in the mailbox and the data held in the global/local acceptance mask (GAM/LAM).

If there is a matching identifier and the RFH bit in this mailbox is set and this mailbox is configured as transmit, this message object will be marked as "to be sent" (TRS will be set).

If there is a matching identifier and the mailbox is configured as receive, this message will be handled like a data frame and the corresponding bit in RMP and RFP will be set.

After finding a matching identifier, no further compare will be done.

Remote Frame Pending Register (RFP)

Bit	15	0
Name	RFP	

Bit	Name	Function	Reset Value	Mode
15:0	RFP	If a remote frame is received in a mailbox configured as receive mailbox, the corresponding bits in RFPn and RMPn are set. The bits in RFP can be cleared by writing a "1" to the corresponding bit position in RMP. Writing a "0" has no effect. If a remote frame in the mailbox is overwritten by a data frame, the corresponding bit in RFP is cleared. After power-up, all bits are cleared.	0	R/W

See also section "Handling of Message-Objects"

7.2.6 Acceptance Filtering

For the mailboxes 0 to 14, the global acceptance mask (GAM) will be used if the bit GAME in the mailbox is set. An incoming message will be stored in the first mailbox with a matching identifier. Only if there is no matching identifier in the mailboxes 0 to 14, the incoming message will be compared to the receive-only mailbox (mailbox 15). If the LAME bit in mailbox 15 is set, the local acceptance mask (LAM) will be used. The acceptance code in the figure below is the content of the identifier words of the current mailbox.



Figure 7.2.3 Acceptance Filter Logic

Local Acceptance Mask (LAM)

The local acceptance mask register will only be used for filtering messages for mailbox 15. This feature allows the user to locally mask, or "don't care", any identifier bits of the incoming message for mailbox 15.

Bit	31	30	29	28	0
Name	LAMI	_	_	LAM	

Bit	Name	Function	Reset Value	Mode
31	LAMI	0 = The identifier extension bit stored in the mailbox determines which messages shall be received.		R/W
		1 = Don't care: standard and extended frames can be received. In case of an extended frame all 29 bits of the identifier stored in the mailbox and all 29 bits of the local acceptance mask register will be used for the filter. In case of a standard frame, only the first eleven bits (bit 28 to 18) of the identifier and the local acceptance mask will be used.		
30:29		Wired to zero	0	R
28:0	LAM	Incoming messages are first checked for an acceptance match in mailbox 0 to 14 before passing through the mailbox 15. A "1" value means, "don't care" or accept a "0" or "1" for that bit position. A "0" value means that the incoming bit value must match identically to the corresponding bit in the message identifier. The global mask has no effect for mailbox 15. After power-up, all bits are cleared.	0	R/W

For messages in extended format the identifier extension bit and the whole 29 bits of the identifier will be compared and for messages in standard format only the first 11 bits and the identifier extension bit will be compared.

The local acceptance mask will only be used for mailbox 15 (receive-only mailbox).

Global Acceptance Mask (GAM)

Bit	31	30	29	28		0
Name	GAMI		_		GAM	

Bit	Name	Function	Reset Value	Mode
31	GAMI	 0 = The identifier extension bit stored in the mailbox determines which messages shall be received. 1 = Don't care, standard and extended frames can be received. In case of an extended frame all 29 bits of the identifier stored in the mailbox and all 29 bits of the global acceptance mask register will be used for the filter. In case of a standard frame, only the first eleven bits (bit 28 to 18) of the identifier and the global acceptance mask will be used. 	0	R/W
30:29		Wired to zero	0	R
28:0	GAM	For each incoming message, the global acceptance mask will be used if the bit GAME is set. A received message will only be stored in the first mailbox with a matching identifier.	0	R/W

The global acceptance mask will only be used for the mailboxes 0 to 14. After power-up, all bits are cleared.

Master Control Register (MCR)

Bit	15	14	13	12	11	10	9	8
Name	_				SUR	INTLB	TSTLB	TSTERR

Bit	7	6	5	4	3	2	1	0
Name	CCR	SMR	HMR	WUBA	MTOS	_	TSCC	SRES

Bit	Name	Function	Reset Value	Mode
15:12	_	Wired to zero	0	R
11	SUR	Suspend Mode Request	0	R/W
		1 = Suspend mode is requested		
10	INTLB	Internal Loop Back Enable	0	R/W
		0 = Internal loop back is disabled in test mode		
		1 = Internal loop back is enabled in test mode		
9	TSTLB	Test Loop back	0	R/W
		0 = Normal operation requested		
		1 = Test loop back mode is requested.		
				5.44
8	ISTERR	lest Error	0	R/W
		0 = Normal operation requested		
		r = rest error mode is requested. In this mode, it is possible to write the error counters (CEC).		
7	CCR	Change Configuration Request.	1	R/W
		0 = Normal operation requested		
		1 = Write access to the configuration registers (BCR1 and BCR2) requested.		
6	SMR	Sleep Mode Request	0	R/W
		0 = The sleep mode is not requested (normal operation).		
		1 = The sleep mode is requested.		

Bit	Name	Function	Reset Value	Mode
5	HMR	Halt Mode Request	0	R/W
		0 = The halt mode is not requested (normal operation).		
		1 = The halt mode is requested.		
4	WUBA	Wake Up on Bus Activity	0	R/W
		0 = The module leaves the sleep mode only by detecting a write access to MCR		
		1 = The module leaves the sleep mode by detecting any bus activity or by detecting a write access to MCR.		
3	MTOS	Mailbox Transmission Order Select	0	R/W
		0 = Mailbox transmission order by mailbox number. The mailbox with the lower number will be sent first.		
		1 = Mailbox transmission order by identifier priority. The mailbox with the higher priority identifier will be sent first.		
2	_	Wired to zero	0	R
1	TSCC	Time Stamp Counter Clear	0	W
		0 = No effect		
		1 = The time stamp counter will be cleared.		
		This bit can only be written and will always be read as zero.		
0	SRES	Software Reset	0	W
		0 = No effect		
		 1 = A write access to this register causes a software reset of the module (All parameters will be reset to their initial values). 		
		This bit can only be written and will always be read as zero.		

7.2.7 Bit Configuration Registers

Bit Configuration Register 1 (BCR1)

Bit	15	8	7 0	I
Name			BRP	

Bit	Name	Function	Reset Value	Mode
15:8		Wired to zero	0	R
7:0	BRP	BRP is the value of the baud rate prescaler.	0	R/W

Bit Configuration Register 2 (BCR2)

Bit	15	14	13	12	11	10	9	8
Name	—						S.	JW
Bit	7	6	5	4	3	2	1	0
Name	SAM		TSEG2			TSI	EG1	

Bit	Name	Function		Mode
15:10		Wired to zero	0	R
9:8	SJW	Indicates by how many units of time-quantums a bit is allowed to be lengthened or shortened when re-synchronising. 00 = 1 time quantum 01 = 2 time quantums 10 = 3 time quantums 11 = 4 time quantums	0	R/W
7	SAM	Sample point setting (see below)	0	R/W
6:4	TSEG2	Timing setting for sampling point (see below)	0	R/W
3:0	TSEG1	Timing setting for sampling point (see below)	0	R/W

The length of a bit is determined by the parameters TSEG1, TSEG2 and BRP. All controllers on the CAN bus must have the same baud rate and bit length. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by the mentioned parameters. In the bit timing logic, the conversion of the parameters to the required bit timing is realized. The configuration registers (BCR1, BCR2) contain the data about the bit timing. Its definition corresponds to the CAN specification 2 (like Intel 82527). The register content is zero after a reset.



Figure 7.2.4 Required Timing Parameters for CAN Transmission

The length of T_{SCL} (CAN Bus System Clock) is defined by:

$$T_{SCL} = \frac{BRP + 1}{fosc}$$

$$1 * T_{SCL} = 1 * T_Q \qquad (T_o = \text{time quantum})$$

 f_{OSC} is the TXCAN system clock frequency (input clock of the TXCAN module).

The synchronization segment SYNCSEG has always the length of "1 T_{SCL} ".

The baud rate is defined by:

$$BR = \frac{1}{((TSEG1 + 1) + (TSEG2 + 1) + 1) * T_{SCL}}$$

IPT (information processing time) is the time segment starting with the sample point reserved for processing of the sampled bit level. The information processing time is equal to 3 TXCAN system clock cycles.

The parameter SJW (2 bits) indicates, by how many units of T_Q a bit is allowed to be lengthened or shortened when re-synchronizing. Values between "1" (SJW = 00b) and "4" (SJW = 11b) are adjustable. The bus line is sampled and a synchronization is performed at each falling edge of the bus signal within a bit grid.

With the corresponding bit timing, it is possible to reach a multiple sampling of the bus line at the sample point by setting SAM. The level determined by the CAN bus then corresponds to the result from the majority decision of the last three values. The sample points are at the rising edges of the external SamPoint signal and twice before with a distance of one TXCAN system clock cycle.

This leads to the following restrictions:

Restrictions for TSEG2

BRP	T _Q Length (TXCAN clock cycles)	IPT Length (TXCAN clock cycles)	TSEG2 Minimum Length (in T _Q)
0	1	3	3
1	2	3	2
>1	BRP+1	3	2

Restrictions for TSEG1

The length of TSEG1 should be equal or greater than the length of TSEG2:

TSEG1 ³ TSEG2

Restrictions for SJW

The maximum length of the synchronization jump width is equal to the length of TSEG2: *SJW* ³ *TSEG2*

Restrictions for SAM

The three-time sampling is not allowed for BRP<4. For BRP<4 always a one-time sampling will be performed regardless of the value of SAM.

Example:

A transmission rate of 1MBit/s will be adjusted, i.e. a bit has a length of 1 μ s. The clock frequency f_{OSC} is 10 MHz. The baud rate prescaler is set to "0". That means a bit for this data transmission rate has to be programmed with a length of 10^*T_Q . According to the above formula, the values to be set are always by one smaller than the calculated values.

E.g. BRP = 1 (BRP_reg = 0); TSEG1 = 5 (TSEG1_reg = 4), TSEG2 = 4 (TSEG2_reg = 3).

With this setting a threefold sampling of the bus is not possible (BRP<4), thus SAM = 0 should be set. SJW is not allowed to be greater than TSEG2, so the maximum value could be set to 4 units (SJW = 3).

7.2.8 Time Stamp Feature

There is a free-running 16-bit timer implemented in the module to get an indication of the time of reception or transmission of messages. The content of the timer is written into the time stamp register of the corresponding mailbox (TSV) when a received message has been stored or a message has been transmitted.

The counter is driven from the bit clock of the CAN bus line. When the TXCAN is in configuration mode or in sleep mode, the timer will be stopped. After power-up reset the free running counter can be cleared by writing a value to the time stamp counter prescaler. The counter can be written and read by the MCU in configuration mode and in normal operation mode.

Time Stamp Counter Register

Bit	15	0
Name	TSC	

Overflow of the counter can be detected by the time stamp counter overflow interrupt flag of the global interrupt flag register GIF and the status flag TSO in GSR. Both flags can be cleared by writing a "1" to the corresponding bit location in GIF.

There is a 4-bit prescaler for the time stamp counter. After power-up the time stamp counter is driven directly from the bit clock (TSP = 0). The period T_{TSC} for the time stamp counter will be calculated with the following formula:

$$T_{TSC} = T_{BIT} * (TSP + 1)$$

Time Stamp Counter Prescaler Register

Bit	15	4	3	2	1	0
Name				TS	SP	

To be sure, that the value of the counter will not change during the write cycle to the mailbox RAM, there is a hold register implemented. The value of the counter will be copied to this register if a message has been received or transmitted successfully. The reception is successful for the receiver, if there is no error until the last but one bit of End-of-frame. The transmission is successful for the transmitter, if there is no error until the last bit of End-of-frame. (Refer to the CAN specification 2.0B)

The following figure shows the structure of the time stamp counter:



Figure 7.2.5 Time Stamp Counter

The free running time stamp counter and the time stamp hold register will be cleared in the following cases:

- After reset (power-up reset or software reset)
- When the module enters configuration mode
- When the module enters sleep mode
- When a write access to the time stamp prescale register is performed

7.2.9 Status Registers

Global Status Register (GSR)

Bit	15	14	13	12	11	10	9	8
Name		Msgl	nSlot		RM	TM	_	SUA
Bit	7	6	5	4	3	2	1	0
Name	CCE	SMA	HMA		TSO	BO	EP	EW

Bit	Name	Function	Reset Value	Mode
15:12	Msg	Message In Slot	1111	R
	InSlot	1111 = No transmit message in slot		
		0000 = Message 0 is in the transmission slot		
		1110 = Message 14 is in the transmission slot		
11	RM	Receive Mode 1 = TXCAN is receiving a message. That means TXCAN is not the transmitter of the message and the bus is not idle.	0	R
		0 = The CAN module is not receiving a message		
10	TM	Transmit Mode 1 = TXCAN is transmitting a message. The module stays transmitter until the bus is idle or it loses arbitration.	0	R
		0 = The CAN module is not transmitting a message		
9	_	Wired to zero	0	R
8	SUA	Suspend Mode Acknowledge	0	R
		1 = TXCAN is in suspend mode		
		0 = TXCAN is not in suspend mode		
7	CCE	 Change Configuration Enable 1 = The MCU is allowed to do write accesses to the configuration registers. 0 = Write accesses to the configuration registers are denied. 	1	R
6	SMA	Sleep Mode Acknowledge	0	R
		1 = TXCAN has entered the sleep mode.		
		0 = Normal operation		
5	HMA	Halt Mode Acknowledge		R
		1 = TXCAN has entered the halt mode.		
		0 = Normal operation		
4		Wired to zero	0	R
3	TSO	 Time Stamp Overflow Flag 1 = There was at least one overflow of the time stamp counter since this bit has been cleared. To clear this bit, clear the TSOIF bit in the GIF register. 0 = There was no overflow of the time stamp counter 	0	R

Bit	Name	Function	Reset Value	Mode
2	BO	Bus Off status 1 = There is an abnormal rate of occurrences of errors on the CAN bus. This condition occurs when the transmit error counter TEC has reached the limit of 256. During "bus off", no messages can be received or transmitted. The CAN module will go to "bus on" automatically after the "bus off recovery sequence". After entering "bus off", the error counters are undefined.	0	R
		0 = Normal operation		
1	EP	Error Passive status 1 = The CAN module is in the error passive mode. 0 = The CAN module is in the error active mode.	0	R
0	EW	Warning status 1 = At least one of the error counters has reached the warning level of 97. 0 = Both values of the error counters are less than 97.	0	R

CAN Error Counter Register (CEC)

Bit	15	8	7	0
Name	TEC		REC)

Bit	Name	Function	Reset Value	Mode
15:8	TEC	Transmit error counter	0	R
7:0	REC	Receive error counter	0	R

The CAN module contains two error counters: receive error counter (REC) and transmit error counter (TEC). The values of both counters can be read via the MCU interface. These counters are incremented or decremented according to the CAN specification version 2.0B. A write access to the error counters is only possible in the test error mode (TSTERR bit in MCR is set).

The receive error counter is not increased after exceeding the error passive limit (128). After the correct reception of a message, the counter is set to a value between 119 and 127 (see CAN specification). After reaching the "bus off" status, the error counter are undefined.

If the status "bus off" is reached, the receive error counter is incremented after 11 consecutive recessive bits on the bus. These 11 bits correspond to the gap between two telegrams on the bus. If the counter reaches the count 128, the module changes automatically to the status error active. All internal flags are reset and the error counters are deleted. The configuration registers keep the programmed values. The values of the error counters are undefined during "bus off" status.

When TXCAN enters configuration mode (see paragraph Configuration Mode) the error counters will be cleared.

7.3 TXCAN Interrupt Logic

The TXCAN has the following interrupt sources:

- Transmit interrupt: a message has been transmitted successfully
- Receive interrupt: a message has been received successfully
- Warning level interrupt: at least one of the two error counters is greater than or equal to 97
- Error passive interrupt: TXCAN enters the error passive mode
- Bus off interrupt: TXCAN enters the bus off mode
- Time Stamp Overflow Interrupt
- Transmission abort interrupt
- Receive message lost interrupt
- Wake-up interrupt: after wake-up from sleep mode this interrupt will be generated
- Remote frame pending interrupt

These interrupt sources are divided in three groups: transmit interrupts, receive interrupts and global interrupts. There is one interrupt output line for each group. CANRX is dedicated for receive interrupts, CANTX is dedicated for transmit interrupts and CANEXC for the global interrupts.

Global Interrupt Flag Register (GIF)

The interrupt flag bits will be set if the corresponding interrupt condition has occurred. If the corresponding interrupt mask bit is set in the GIM register, the interrupt line IRQ2 will go active high. As long as an interrupt flag in the GIF register is set and the corresponding mask bit is also set, the interrupt line IRQ2 will stay active high ("1").

Bit	15	8	7	6	5	4	3	2	1	0
Name	_		RFPF	WUIF	RMLIF	TRMABF	TSOIF	BOIF	EPIF	WLIF

Bit	Name	Function	Reset Value	Mode
15:8		Wired to zero	0	R
7	RFPF	Remote Frame Pending Flag 1 = A remote frame has been received (in a receive-mailbox). This bit will not be set if the identifier of the remote frame matches to a transmit-mailbox with RFH set.	0	R/C
6	WUIF	 0 = No remote frame has been received. Wake-Up Interrupt Flag 1 = The module has left the sleep mode. 0 = The module is still in sleep mode or normal operation. 	0	R/C
5	RMLIF	 Receive Message Lost Interrupt Flag 1 = At least for one of the mailboxes, configured as receive, an overload condition has been occurred. 0 = No message has been lost. 	0	R/C
4	TRMABF	 Transmission Abort Flag 1 = Transmission aborted interrupt-flag. At least one of the bits in the AA regis ter is set. 0 = No transmission has been aborted. 	0	R/C

Bit	Name	Function	Reset Value	Mode
3	TSOIF	 Time Stamp Counter Overflow Interrupt Flag 1 = There was at least one overflow of the time stamp counter since this bit has been cleared. 0 = There was no overflow of the time stamp counter since this bit has been cleared. 	0	R/C
2	BOIF	Bus Off Interrupt Flag 1 = The CAN has entered the bus off mode. 0 = The CAN module is still in bus on mode.	0	R/C
1	EPIF	Error Passive Interrupt Flag 1 = The CAN module has entered the error passive mode. 0 = The CAN module is still in error active mode.	0	R/C
0	WLIF	Warning Level Interrupt Flag 1 = At least one of the error counters has reached the warning level. 0 = None of the error counters has reached the warning level.	0	R/C

Note: All interrupt flags in GIF are independent of the interrupt mask bits. The interrupt flags in GIF can be cleared by writing a "1" to the corresponding bit position. Writing a "0" has no effect.

Global Interrupt Mask Register (GIM)

Bit	15		8	7	6	5	4	3	2	1	0
Name				RFPF	WUIF	RMLIF	TRMABF	TSOIF	BOIF	EPIF	WLIF

The attachment of bits in GIM to the interrupt conditions is equal to that in GIF. Each interrupt flag bit in GIF is masked by the corresponding mask bit in GIM. After power-up, all bits are cleared.

7.3.1 Mailbox Interrupts

There are two separate interrupt output lines for the mailboxes. One interrupt output for mailboxes, which are configured as transmit and one for mailboxes, which are configured as receive.

There are two interrupt flag registers and one interrupt mask register. One interrupt flag register is for receive mailboxes and one for transmit mailboxes. The interrupt mask register is used for transmit and receive mailboxes.

Mailbox Interrupt Mask Register (MBIM)

The settings in MBIM determine, for which mailbox the interrupt generation is enabled or disabled. If a bit in MBIM is "0", the interrupt generation for the corresponding mailbox is disabled and if it is "1", the interrupt generation is enabled. Reset value of MBIM is 0.

Bit	15	0
Name	MBIM	
Mailbox Interrupt Flag Registers (MBTIF / MBRIF)

Bit	15	14	0
Name	_	MBTIF	
Bit	15		0
Name		MBRIF	

There are two interrupt flag registers. One for receive mailboxes and one for transmit mailboxes. If a mailbox is configured as receive, the corresponding bits in the transmit interrupt flag register MBTIF will always be read as "0". In MBTIF, bit 15 is not implemented, because mailbox 15 is the receive-only mailbox. Bit 15 of MBTIF will always be read as "0". If a mailbox is configured as transmit, the corresponding bits in MBRIF will always be read as "0".

If a message has been received for mailbox "n" and the mask bit is set to "1" the corresponding interrupt flag "n" of MBRIF will be set to "1" and the interrupt line IRQ0 goes active high ("1").

If a message has been transmitted from mailbox "n" and the mask bit is set to "1" the corresponding interrupt flag "n" of MBTIF will be set to "1" and the interrupt line IRQ1 goes active high ("1").

If the mask bit in MBIM is set to "0", the interrupt flag in MBRIF or MBTIF will not be set and no interrupt will be generated. The information about a successful transmission or reception could be read from the TA or RMP register respectively.

The interrupt output lines IRQ0 and IRQ1 will stay at "1" as long as one of the interrupt flags in MBRIF or MBTIF are "1" respectively and the corresponding bits in MBIM are set to "1".

The interrupt flags in MBTIF will be cleared by writing a "1" from the MCU to MBTIF and the interrupt flags in MBRIF will be cleared by writing a "1" to MBRIF. Writing a "0" has no effect. The corresponding status flags in TA or RMP have to be cleared separately.

After power-up, all interrupt flags are cleared.

7.4 TXCAN Operation Modes

7.4.1 Configuration Mode

The TXCAN has to be initialized before activation. The bit timing parameters can only be modified when the module is in configuration mode. After reset, the configuration mode is active and the CCR bit of MCR and the CCE bit of GSR are set to "1". The TXCAN could be set to normal operation mode by writing a "0" to CCR. After leaving configuration mode, the CCE bit will be set to "0" and the power-up sequence will start. The power-up sequence consists of detecting eleven consecutive recessive bits on the CAN bus line. After the power-up sequence, TXCAN is bus on and ready for operation.

To enter configuration mode from normal operation mode the change configuration request bit (CCR) has to be set to "1". After the TXCAN has entered configuration mode, the change configuration enable bit (CCE) will be set to "1". See also the following flowchart.

When the TXCAN enters configuration mode the error counters, the time stamp counter and the time stamp hold register will be cleared.



Figure 7.4.1 Configuration Flow Chart for TXCAN

7.4.2 Sleep Mode

The sleep mode will be requested by writing a "1" to SMR (MCR register). When the module enters the sleep mode, the status bit "sleep mode acknowledge" (SMA, GSR register) will be set.

During sleep mode, the internal clock of TXCAN is switched off. Only the wake up logic will be active. The read value of the GSR will be f040h, this means, there is no message in slot and the sleep mode is active (SMA is set). Read accesses to all other registers will deliver the value 0000h. Write accesses to all registers but the MCR will be denied.

The module leaves the sleep mode if a write access to MCR has been detected or there is any bus activity detected on the CAN bus line (if the wake-up on bus activity is enabled).

The automatic "wake up on bus activity" can be enabled/disabled with the configuration bit WUBA in MCR.

If there is a write access to MCR or any activity on the CAN bus line (with WUBA = 1), the module begins its power-up sequence. The module waits until detecting 11 consecutive recessive bits on the RX input line, afterwards it goes to bus active. The first message that initiates the bus activity can not be received.

In sleep mode, the CAN error counters and all "transmission requests" (TRS) and "transmission reset requests" (TRR) will be cleared. After leaving the sleep mode, SMR and SMA will be cleared.

If the sleep mode is requested while TXCAN is transmitting a message, the module will not switch to the sleep mode immediately. It will continue until a successful transmission or after losing the arbitration, until

- a successful transmission or
- after loosing the arbitration a successful reception occurs.

7.4.3 Suspend Mode

The suspend mode will be requested by writing a "1" to SUR (MCR register). When the module enters the suspend mode the status bit SUA (GSR register) will be set to "1". If the CAN bus line is not idle, the current transmission/reception of the message will be finished before the suspend mode will be activated.

In suspend mode the TXCAN is not active on the CAN bus line. That means error flags and acknowledge flags will not be sent. The error counters and the error passive flag will not be cleared in the suspend mode.

If the suspend mode is requested during the bus off recovery sequence, the module stops after the bus off recovery sequence was finished. The module remains inactive until suspend mode request SUR is deactivated. The suspend mode acknowledge flag is not activated, although the SUR bit is "1" and the module is inactive. To restart the module, the SUR bit has to be programmed to "0". After leaving the bus off state or the inactive state, the module will restart its power-up sequence.

TXCAN leaves the suspend mode by writing a "0" to SUR.

7.4.4 Halt Mode

The halt mode will be requested by writing a "1" to HMR. When the module enters the halt mode, the status bit HMA will be set. During halt mode the module does not send or receive any messages. The module is still active on the CAN bus line. Error Flags and Acknowledge Flags will be sent. The module leaves the halt mode if the command bit HMR is reset to zero.

If the module is transmitting a message when the HMR is set, the transmission will be continued until a successful transmission or in case of a lost arbitration until a successful reception. Therefore, the module initiates no error condition on the CAN bus line.

7.4.5 Test Loop Back Mode

In this mode TXCAN can receive its own transmitted message and will generate its own acknowledge bit. No other CAN node is necessary for the operation.

When the INTLB bit of the MCR register is "0", the internal loop back is disabled. The supposition that TXCAN receives its own messages is that the RX and TX lines must be connected to a CAN bus transceiver or directly together.

When the INTLB bit of the MCR register is set to "1", the internal loop back is enabled. In this case, there is no need to connect the RX and TX lines together or to a CAN bus transceiver to make the TXCAN able to receive its own messages.

The "test loop back mode" shall only be enabled or disabled when TXCAN is in suspend mode. The following figure shows the set-up procedure.

In "test loop back mode" TXCAN can transmit a message from one mailbox and receive it in another mailbox. The set-up for the mailboxes is the same as in normal operation mode.



Figure 7.4.2 Internal Test Flow Chart

7.4.6 Test Error Mode

The error counters can only be written when TXCAN is in test error mode.

The "test error mode" shall only be enabled or disabled when TXCAN is in suspend mode. The figure on the right side shows the set-up procedure.

When TXCAN is in "test error mode" both error counters will be written at the same time with the same value. The maximum value that can be written into the error counters is 255. Thus, the error counter value of 256 which forces TXCAN into bus off mode can not be written into the error counters.

7.4.7 Special Modes for Dual Channel CAN

- Modifications due to adding a second CAN Channel
- Bits are required from the CCR register.
- SingleChannelEmu and CanTstInternal. Setting the CanTstInternal to "1" switches to an internal testmode, which is a internal connection independent from any external pins or transceivers.

Internal Test Mode



Figure 7.4.3 Internal Test Mode

• The Signal "SingleChannelEmu" connects 2 channels to be able to work on only 1 transceiver.

Single Transceiver Mode



Figure 7.4.4 Single Transceiver Mode

The following table shows the bit function of CANM in the Chip Configuration Register (CCR):

CANM	CAN Mode
00	Normal operation
X1	Internal Test mode
10	1 Transceiver - Mode

7.5 Handling of Message-Objects

In the following sections, there are suggestions how to handle message objects.

7.5.1 Receiving Messages

The following flowchart shows the handling of receive objects using receive interrupt IRQ0.



Figure 7.5.1 Receiving Objects Using IRQ0

It is also possible to use polling. In this case, the "waiting for IRQ0" in above flowchart must be replaced by polling RMP. Enabling interrupts and clearing MBRIF must be removed from the flow.

7.5.2 Transmitting Messages

The following flowchart shows the handling of transmit objects by using the transmit interrupt IRQ1.

It is also possible to use polling. In this case, the "waiting for IRQ1" in the flowchart must be replaced by polling TA. Enabling interrupts and clearing MBTIF must be removed from the flow.



Figure 7.5.2 Transmitting Objects Using IRQ1

7.5.3 Remote Frame Handling

The following flowchart shows the handling of remote frames by using the automatic reply feature. This feature is available when the RFH bit of a mailbox, which is configured for transmission, is set. To avoid data inconsistency problems when updating the mailbox data the CDR register is used.



Figure 7.5.3 Remote Frame Handling Using The Automatic Reply Feature

8. Parallel Interface (PORT)

The PORT -module is a general-purpose parallel interface. The PORT -Module contains the following features:

- 30 pins
- each pin can be configured independently as input or output
- each pin can generate an interrupt on rising or falling edge of input-signal

The PORT module shares its pins with modules GDC, TXSEI and UART.

Bit assignment of all PORT registers:

Bit	31	30	29	28	27	26	25	24
Pin	wired	wired to zero		PIO28	PIO27	PIO26	PIO25	PIO24
Access	R	RO	R/W	R/W	R/W	R/W	R/W	R/W
Bit	23	22	21	20	19	18	17	16
Pin	PIO23	PIO22	PIO21	PIO20	PIO19	PIO18	PIO17	PIO16
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	15	14	13	12	11	10	9	8
Pin	PIO15	PIO14	PIO13	PIO12	PIO11	PIO10	PIO9	PIO8
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Bit	7	6	5	4	3	2	1	0
Pin	PIO7	PIO6	PIO5	PIO4	PIO3	PIO2	PIO1	PIO0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Register Function:

Each bit of the following registers is assigned to the corresponding pin. The table below describes the function of each register for one pin.

Register	Physical Address (hex)	Function of One Bit	Reset Value
PAMUX	1C03 0014	Determines, which module uses the pins	0
		0 = PORT module uses the pin	
		1 = GDC, TXSEI or UART uses the pin	
		Further descriptions see section "Pin Assignment" on next side.	
PA	1C03 0000	This register contains data read from PORT pins or written to PORT pins.	0
		When a pin is used as input, then the corresponding bit in this register is read	
		only.	
PACR	1C03 0004	Direction of pin	0
		0 = Input	
		1 = Output	
		The contents of this bit shows no effect, when PAMUX = 1.	
PAMSK	1C03 0010	Interrupt enable	0
		0 = Disable interrupt	
		1 = Enable interrupt	
		Whether the interrupt caused on falling or rising edge of input signal, depends on the contents of PALMX register. When the pin is used by another resource	
		or the pin is used as output, the interrupt is inhibited.	

Register	Physical Address (hex)	Function of One Bit	Reset Value
PALMX	1C03 000C	Controls edge detection for interrupt generation	0
		0 = Cause an interrupt on falling edge	
		1 = Cause an interrupt on rising edge	
		The contents of this register show no effect, if PAMSK is set to 0.	
PAL	1C03 0008	Interrupt flag	0
		0 = No interrupt has occurred on pin	
		1 = Interrupt has occurred on pin	
		After detection of signal change on pin and when interrupt is enabled, the	
		hardware writes a 1 to this register. By writing 0 to the PAL register you can	
		controller, you must reset the interrupt flag in PAL register.	
		Writing 1 to this register has no effect.	

Pin Assignment

The PAMUX register in the PORT module and the SEIMUX bits in the Chip Configuration Register (CCR) determine the use of the PIO pins. The following table shows the pin use and the corresponding bit settings:

Register Settings	PIO0 PIO15	PIO16 PIO29
PAMUX = 0	PORT	PORT
PAMUX = 1 and SEIMUX = 0	GDC	UART
PAMUX = 1 and SEIMUX = 1	GDC	TXSEI

Example for register configuration:

Task		Solution
pins 0 to 15 are used by GDC, pins 16 to 29 are used by PORT	ĥ	PAMUX = 0x0000FFFF
pins 16 to 20 are used as outputs, pins 21 to 29 are used as inputs	ĥ	PACR = 0x000F0000
following pins should cause an interrupt - a signal change from low to high on pin 24 - a signal change from high to low on pin 25	=>	PAMSK = 0x03000000 PALMX = 0x01000000

9. Synchronous Serial I/O (TXSEI)

The Toshiba TX Serial Expansion Interface is a synchronous communication unit and compatible to peripheral devices, which can be connected to an SPI/SEI type interface.

TXSEI's flexible clock control logic allows the selection of clock polarity and phase for the transfer protocol. When TXSEI is configured as a master, a large number of different bit rates with up to 15 MHz clock rate in the master mode can be selected. In slave mode transmissions up to 7.25 MHz are possible (assuming the TMPR3916F is operating with 60 MHz)

The built-in error detection logic allows the detection of various error situations, which can occur during SEI transfers.

TXSEI also offers DMA support for automated data transfers to its shift registers. By the use of DMA a larger number of transfers can be scheduled at once. In particular, the usage of DMA allows a more cost-effective implementation than usual large queue or buffer structures. TXSEI is able to perform seamless transfers of consecutive frames. Alternatively, the minimum delay between two consecutive transfers is programmable for master mode.

Feature Overview:

- Phase and Polarity Selection
- Transfer sizes of 5 to 16 bits
- DMA operation: Full-Duplex 2 channels, Half-Duplex 1 channel
- Built-in Error Detection Logic
- 4 frame transmit, 4 frame receive buffers
- Compatible with SPI type interfaces
- Master and Slave operation
- 15 Mbps data-rate when operated with 60 MHz clock rate.
- Inter Frame Space Delay Feature
- seamless transfer of large values without delay between consecutive frames
- integrated MSB / LSB first reordering
- Stop and Flush Buffer functionality for fast event response
- programmable buffer-fill-level dependent receive / transmit interrupts

9.1 TXSEI Structure

The following figure roughly shows the internal structure of the TXSEI and the connectivity to the outside of the chip via the PORT-Multiplexer:



Figure 9.1.1 Internal Structure of TXSEI

9.2 Registers

The following table shows a map of the TXSEI I/O-Space:

Register (short name)	Physical Address (hex)	Name	Function
SEMCR	1C00 8000	Master Control Register	Mode settings
SECR0	1C00 8004	SEI Control Register 0	General settings
SECR1	1C00 8008	SEI Control Register 1	Definition of bite-rate and transfer-size
SEFS	1C00 800C	SEI Inter Frame Space Register	Definition of space between frames
SESS	1C00 8010	SEI Slave Select Space Register	Slave select timer settings
SESR	1C00 8014	SEI Status Register	Status information
SEDR	1C00 8018	SEI Data Register	Transmit and receive data
SERS	1C00 801C	SEI Read Start Register	Alternative register to read received data

TXSEI's registers can be accessed using Byte, Half-Word and Word instructions. Bits [31:16] are unused in all registers. These bits are wired to zero and read-only.



Bit	7	6	5	4	3	2	1	0
Name	OPM	ODE	—			LOOP	SESTP	BCLR

Bit	Name	Function	Reset Value	R/W
7:6	OPMODE	 Operation Mode 00 = Don't care. Writing this value to the OPMODE bits doesn't change anything 01 = Configuration Mode: Use this mode to change the settings of the bits MSTR, SBOS, SPOL and SPHA in SECR0 and also the SECR1 register. 10 = Active Mode: normal operation mode 11 = Reserved. Do not use this setting In Configuration Mode the SETP and LOOP bit and also the receive and transmit FIFO will be cleared. The master and slave control modules will be kept in reset. Running transfers are immediately aborted, even within the current frame. 	01	R/W
5:3		Wired to zero	000	R
2	LOOP	Loop Enable: If TXSEI is configured as a Master, this bit can be used to switch a loop-back from the TX to the RX pin for diagnostic purpose. It could be set only when the TXSEI is in active mode and configured as a master. Setting the TXSEI in configuration mode will clear this bit. 0 = Loop disabled, normal operation 1 = Loop enabled	0	R/W
1	SESTP	 SEI Stop This bit is used only during master mode. If this flag is asserted, the module will stop the transfer after the current frame has been completed. This bit could be set only when the TXSEI is in active mode and configured as a master. Setting the TXSEI in configuration mode will clear this bit. 0 = Normal operation 1 = Module will stop after completion of the current transfer 	0	R/W
0	BCLR	SEI Buffer Clear This flag is used to clear the receive and transmit FIFO and can only be used in master mode. The internal buffers can only be cleared, if the module is already in stop mode. In this case, the FIFO logic can be reset by writing a "1" value to this bit. The module can be taken out of the stop mode in the same access. A stop of TXSEI and clearance of the buffers might become necessary to guarantee a fast response to events. It is recommended to wait until the TXSEI module is idle (SIDLE=1) before activating the BCLR bit. This register will always be read as "0".	0	R/W

SEI Control Register 0 (SECR0)

Bit	15	14	13	12	11	10	9	8
Name	TXIFL		RXIFL		SILIE	SOEIE	SUEIE	STFIE
Bit	7	6	5	4	3	2	1	0
Name	—		SSIVAL	IFSPSE	MSTR	SBOS	SPHA	SPOL

Bit	Name	Function	Reset Value	R/W
15:14	TXIFL	Transmit Interrupt Fill Level (SEITX): 00 = Interrupt, if one or more Tx values can be stored 01 = Interrupt, if two or more Tx values can be stored 10 = Interrupt, if three or more Tx values can be stored 11 = Interrupt, if four or more Tx values can be stored	00	R/W
13:12	RXIFL	Receive Interrupt Fill Level (SEIRX): 00 = Interrupt, if one or more Rx values are stored 01 = Interrupt, if two or more Rx values are stored 10 = Interrupt, if three or more Rx values are stored 11 = Interrupt, if four or more Rx values are stored	00	R/W
11	SILIE	SEI IDLE Interrupt Enable: 0 = Disable SIDLE as an interrupt source for SEIEXC 1 = Enable SIDLE as an interrupt source for SEIEXC	0	R/W
10	SOEIE	SEI Overflow Error Interrupt Enable: 0 = Disable SEOE as an interrupt source for SEIEXC 1 = Enables SEOE as an interrupt source for SEIEXC	0	R/W
9	SUEIE	SEI Underflow Error Interrupt Enable: 0 = Disable SEUE as an interrupt source for SEIEXC 1 = Enables SEUE as an interrupt source for SEIEXC	0	R/W
8	STFIE	SEI Transfer Format Error Interrupt Enable: 0 = Disable SETF as an interrupt source for SEIEXC 1 = Enable SETF as an interrupt source for SEIEXC	0	R/W
7:6	_	Wired to zero	0	R
5	SSIVAL	 SSI valid Determines if the Slave Select input signal is valid in master mode or not. If valid, the SSI signal will be observed in master mode to generate a transfer format error. 0 = SSI not valid in master mode 1 = SSI valid in master mode 	0	R/W
4	IFSPSE	Inter Frame Space Prescaler Enable (valid only in master mode). 0 = IFS prescaler disabled 1 = IFS prescaler enabled	0	R/W
3	MSTR	Master / Slave Mode Select 0 = TXSEI is configured as slave 1 = TXSEI is configured as master	0	R/W
2	SBOS	SEI Bit Order Select 0 = LSB first operation, the least significant bit is shifted first 1 = MSB first operation, the most significant bit is shifted first	0	R/W
1	SPHA	SEI Polarity 0 = Active High Clocks selected; SCLK idles low 1 = Active Low Clocks selected; SCLK idles high	0	R/W
0	SPOL	SEI Phase This flag selects one of two fundamentally different transfer formats. 0 = Sample on 1 st edge, Shift on 2 nd edge 1 = Shift on 1 st edge, Sample on 2 nd edge.	0	R/W

Note: The bits of this register could only be changed in configuration mode.

SEI Control Register 1 (SECR1)

The number of bits per frame is configured using this register. This register could only be written, when the module is in configuration mode.

Bit	15	14	13	12	11	10	9	8
Name	SER							
Bit	7	6	5	4	3	2	1	0
Name		_				SSZ		

Bit	Name	Function	Reset Value	R/W
15:8	SER	In master-mode, this setting controls the bit-rate for transmission. The internal clock rate generator is implemented as a down counter. The SER setting specifies the reload value for this counter.	0x01	R/W
7:5		wired to zero	0	R
4:0	SSZ	Transfer Size 0x05 = 5 bits 0x06 = 6 bits	0	R/W
		 0x10 = 16 bits others = invalid setting Note: If SSZ has an invalid setting, the TXSEI will not work properly.		

This register can only be written, if TXSEI is in configuration mode.

The clock-rate on the SEI bus can be calculated using the following formula:

$$f_{SEI} = \frac{f_{system}}{2 \cdot (n+1)}$$

As an example, some common settings for f_{system} =60 MHz are shown in the table below:

SER Setting	SEI Clock Rate (f _{SEI})	Sustained Peak Data Rate	Sustained Peak Data Rate
		nalf-duplex	full-duplex
0x00	Invalid setting	Invalid setting	Invalid setting
0x01	15 MHz	15 Mbps	30 Mbps
0x02	10 MHz	10 Mbps	20 Mbps
0x03	7.5 MHz	7.5 Mbps	15 Mbps
0x04	6 MHz	6 Mbps	12 Mbps
0x05	5 MHz	5 Mbps	10 Mbps
0x09	3 MHz	3 Mbps	6 Mbps
0x13	1.5 MHz	1.5 Mbps	3 Mbps
0xFF	117.1875 kHz	117.1875 kbps	234.375 kbps

In slave mode, the setting is ignored and the clock is derived from the clock on the SEI bus.

Note: Due to the internal over-sampling, if the module is operated in slave mode, the input baud-rate must be slightly less than 1/8 of the input system clock to the module. (e.g. 60 MHz system input clock => SPI slave baud rate max. 7.25 Mbps)

SEI Inter Frame Space Register (SEFS)

Bit	15	10	9	0
Name	-	_	IF	8

This register is used to configure the amount of time, which is inserted between two consecutive frames. The time is guaranteed by an internal 10-bit down counter. The counter can be operated with or without prescaler. The IFSPSE bit of the SECR0 register determines whether the prescaler should be used or not. When operating without prescaler, the counter runs on SEI system clock. When operating with prescaler, the counter runs on 1/32 of SEI system clock.

This counter is implemented as a down counter. It is reloaded each time a transfer is completed. When another transfer is buffered, the new transfer value will be loaded to the shift buffer after the timer has expired and the transmission will start.

The Inter Frame Space Timer can be disabled by setting this register to "0" and two consecutive transfers will be sent using only the minimum amount of time required to load the buffers between consecutive frames (seamless transfer). When the counter reload value in the IFS register is "0" the inter frame space will be one system clock cycle (16.67 ns at 60 MHz system clock).

When the prescaler is not used, the inter frame space can be calculated using the following formula:

$$t_{IFS} = \frac{n}{f_{SEI}}$$
 (range: 16.67 ns up to 17.07 µs at 60 MHz system clock)

When using the prescaler, the inter frame space can be calculated using the following formula:

$$t_{IFS} = \frac{32 \times n}{f_{SEI}} \quad \text{(range: 533.33 ns up to 546.13 } \mu \text{s at 60 MHz system clock)}$$

The IFS register can be written in configuration mode and in active mode. Writing to the IFS register always clears the Inter Frame Space counter. Therefore, if the shift buffer contains a message, which is waiting to be transferred, this message will be sent immediately, as soon as the IFS register is being written. This will also be the case, if the old value is rewritten to the register. If this behavior is not intended, it is possible to wait for SIDLE flag becoming "0", before writing to the register.

The IFSD flag in the SESR register is asserted for the time the transfer is delayed by the IFS mechanism.

SEI Slave Select Space Register (SESS)

Bit	7	6	5	4	3	2	1	0
Name	SESS							

The content of this register is the reload value of the Slave Select Timer. Write accesses to this register are possible in configuration mode and in active mode. Writing to this register clears the slave select counter.

This register is used to configure the amount of time, which is inserted between activating the slave select output signal in master mode and starting the transfer and between the transfer end and deactivating the slave select output signal. The time is guaranteed by an internal 8-bit down counter. The counter runs on SEI system clock.

When writing to the SESS register while the shift buffer contains a message, which is waiting to be transferred, this message will be sent immediately, since the counter is cleared to "0".

The slave select space can be calculated using the following formula:

Pre-transfer time:

$$t_{\text{SSC}_PRE} = \frac{2+n}{f_{\text{SEI}}}$$
 (range: 33.33 ns up to 4.28 µs at 60 MHz system clock)

Post-transfer time:

$$t_{\text{SSC}_POST} = \frac{3+n}{f_{SEI}}$$
 (range: 50 ns up to 4.3 µs at 60 MHz system clock)

The Slave Select Space Timer can be disabled by setting this register to "0". The minimum time between setting the slave select signal and starting the transfer is 2 system clock cycles and the minimum time between the transfer end and deactivating the slave select signal is 3 system clock cycles. This is the case when SESS is set to "0".

The minimum time between two consecutive transfers is the sum of the minimum values of t $_{SCC_PRE}$, t_{IFS} and t $_{SCC_POST}$: this is 6 system clock cycles.

SEI Status Register (SESR)

In the SEI Status Register, the status flags can only be read, while error flags are cleared by writing a "1" value to the respective bit position. Writing a "0" to the Error Flags has no effect.

Bit	15	14	13	12	11	10	9	8	
Name	TBSI	RBSI	TBS			RBS			
Bit	7	6	5	4	3	2	1	0	
Name	SEOE	SEUE	SETF	_	IFSD	SIDLE	STRDY	SRRDY	

Bit	Name	Function	Reset Value	R/W
15	TBSI	Transmit Buffer Status Indicator This register indicates a transmit fill level interrupt	1	R
14	RBSI	Receive Buffer Status Indicator	0	R
		This register indicates a receive fill level interrupt		
13:11	TBS	Transmit Buffer Status	000	R
		This register shows the status of the transmit buffer.		
		000 = Transmit Buffer Empty		
		001 = 1 transfer stored		
		010 = 2 transfers stored		
		011 = 3 transfers stored		
		100 = 4 transfers stored, Buffer full		
10:8	RBS	Receive Buffer Status	000	R
		This register shows the status of the receive buffer.		
		000 = Receive Buffer Empty		
		001 = 1 transfer stored		
		010 = 2 transfers stored		
		011 = 3 transfers stored		
		100 = 4 transfers stored, Buffer full		
7	SEOE	SEI Overflow Error:	0	R/C
		This flag indicates that a value in the receive buffer has been overwritten, before it could be read. This flag always reads "0" in master mode. In slave mode, it can be cleared by writing a "1" value to it. This flag will be cleared by setting the module in configuration mode.		
6	SEUE	SEI Underflow Error:	0	R/C
		This flag indicates that an external master tried to shift the shift register, while no new output values were s pecified by writing to the data register. This flag always reads "0" in master mode. In slave mode it is cleared by writing a "1" to it. This flag will be cleared by setting the module in configuration mode.		
5	SETF	SEI Transfer Format Error:	0	R/C
		This flag indicates a violation of the transfer format. See paragraph "Transfer Format Error". It can be cleared by writing a "1" to it. This flag will be cleared by setting the module in configuration mode.		
4			0	R
3	IFSD	SEI Inter Frame Space Delay Indicator:	0	R
	-	This Flag is asserted during the time, where one frame has been processed and the next frame is being delayed by the inter-frame-space timer.		
2	SIDLE	SEI Idle Indicator: This flag is asserted, if no transfer is in progress and if the transmit buffer is empty or the stop mode (SESTP=1) is activated in master mode.	1	R

Bit	Name	Function	Reset Value	R/W
1	STRDY	SEI Transmit Ready: This flag indicates, that the transmit buffer is ready to receive new data. The flag is cleared, if the transmit buffer is full.	1	R
0	SRRDY	SEI Receive Ready: This flag indicates, that there is valid data stored in the receive buffer. This flag is cleared when emptying the receive buffer while reading SEDR or SERS register	0	R

SEI Data Register (SEDR)

Bit	15		0
Name		DR	



Figure 9.2.1 Data Paths in TXSEI

The actual shift register is buffered for both transmission and reception. The receive and transmit buffers are implemented as FIFO with a depth of four frames. A write to SEDR register writes the value to the transmit buffer. From there, the data will be transferred to the shift register as soon as TXSEI is ready for the next transfer. Reading the SEDR register delivers the current value from the receive FIFO and increments the receive FIFO pointer, if there are other values stored in the FIFO.

The shift-buffer is the physical register, which is used during SEI transfers for shifting in/out the data. Besides SEDR, the SERS register offers a second method to access the transfer values.

Data in both the SEDR and the SERS register are stored right aligned. E.g.: For eight bit transfers, only the lower eight bits of the SEDR register are used. For 16 bit transfers all 16 bits of SEDR are used.

SEI Read Start Register (SERS)

Bit	15		0
Name		RS	

The SERS register offers a second method to fetch values from the receive buffer.

Reading this register returns the value from the receive buffer. Just like a read from the data register would. In contrast to reading the data register, the read from the SERS register counts for two register accesses: a read from the data register and a write of value 0xFFFF to the data register.

Therefore, in master mode a read access to this register will not only return the value from the receive buffer, but will also start a new transfer.

In slave mode, the received data will be delivered and the data 0xFFFF will be written to the data register, but the transfer will start when the master activates the slave select signal and switches on the SCLK clock. In order not to have TX buffer underruns the user should initially write some data via the SEDR into the TX buffer.

The register is useful during half-duplex operations, where data is read from SPI, while "don't care data" is shifted out. It can be specified as DMA source address to save a valuable DMA channel during half-duplex transfers.

The register can only be read. Do not write to this register.

9.3 TXSEI Operations

There are five signals associated with SEI transfers multiplexed on the PIO pins. The use of each signal depends on the mode (master/slave) of the SEI device. Because the SEI signals are on a shared pin it is necessary to deactivate PIOs 16, 17, 18, 19 and 22 by writing a zero to bits 16, 17, 18, 19 and 22 in the PMUX register. Furthermore the selection whether TXSEI or UARTO functionality is mapped to the corresponding pins has to be done via the Chip Configuration Register (CCR).

A typical configuration consists out of one master device, which controls several slave devices. Only the master and one slave device are active at once. The master selects one slave for communication using the PORT pins to select each slave separately. Only the selected slave enables its port driver for the RX signal.

TXSEI offers a dedicated Slave Select input, which allows it to act on busses with multiple master devices. The dedicated Slave Select input guarantees a fast response to master's device selection on the bus.

PIO16/CLK(SEI)/CLK(SIO0) pin:

In master mode the CLK pin is used as an output, in slave mode it functions as input. When TXSEI is configured as master, the CLK signal is derived from the internal TXSEI clock generator depending on the SEI polarity and clock rate settings. When the master initiates a transfer, a programmable number of 5 to 16 clock cycles are automatically generated on the CLK pin. When TXSEI is configured as a slave, the CLK pin synchronizes data output and input to and from the external master. In both the master and slave SEI device, data is shifted on one edge of the CLK signal and is sampled on the opposite edge where data is stable. The edge polarity is determined by the SEI transfer protocol.

PIO18/TX(SEI)/TX(SIO0) and PIO17/RX(SEI)/RX(SIO1)

The RX and TX data pins are used for receiving and transmitting serial data. When the SEI is configured as a master, RX is the data input line, and TX is the master data output line. When the SEI is configured as a slave, these pins reverse roles.

PIO19/SSI(SEI)/CLK(SIO1) pin

The Slave Select Input port is used in Slave mode. The Slave Select Input signal is active low. If TXSEI's Slave Select Input is inactive, TXSEI will not follow the transmissions on the SEI bus.

If the Slave Select signal goes inactive during a running transfer and there are still other bits of the current transfer expected to receive, a Transfer Format Error will be signaled. The current value of the shift buffer will be transferred to the receive buffer despite of this error.

When TXSEI is configured to be the master and the SSI pin is asserted a transmission error will be recognized. This function can be disabled with the SSIVAL bit in the SECR0 register.

PIO22/SSO(SEI)/RTS(SIO1) pin

PIO22 is the dedicated slave select output signal and is asserted during transfer in master mode by the TXSEI device. In the case that the protocol of the connected device expects that the SS signal idles low for longer than 16 bits this signal must be generated using the PORT module.

9.3.1 TXSEI Transfer Format

During an SEI transfer, data is simultaneously transmitted (shifted out serially) and received serially (shifted in serially). The serial clock synchronizes shifting and sampling of the information on the two serial data lines.

The transfer format depends on the settings of the SPHA and SPOL registers in the SECR0 register. SPHA switches between two fundamentally different transfer protocols, which are described below.





Figure 9.3.1 Protocol Timing for SPHA=0

In this transfer format, the bit value is captured on the first clock edge. This will be on a rising edge when SPOL equals zero and on a falling edge when SPOL equals one. The levels on the TX and RX signals change with the second clock edge on SCK. This clock edge will be a falling edge when SPOL equals zero and a rising edge, when SPOL equals one. With SPOL equal to zero, the shift clock will idle low. With SPOL equals 1 it will idle high.

In master mode, when a transfer is initiated by writing a new value to the SEDR register the new data is placed on the TX signal for half a clock cycle before the shift clock starts to operate. After the last shift cycle, the STRDY and SRRDY flags will be asserted.

9.3.1.2 SPHA Equals 1 Format





In this transfer format, the first bit is shifted in on the second clock edge. This will be on a falling edge when SPOL equals 0 and on a rising edge when SPOL equals 1. If SPOL equals 0, the shift clock will idle low; with SPOL equals 1 it will idle high.

In master mode, when a transfer is initiated by writing a new value to the SEDR register the new data is placed on the TX signal with the first edge of the shift clock.

9.3.1.3 Inter-Frame Space Delay Mechanism

Due to its DMA support and its buffered shift register, TXSEI is able to sustain high data rates, with only a minimum amount of space between two consecutive frames.

However, between consecutive transfers it still has to be ensured that the slave device can keep up with the transfer rate of the SEI master. If TXSEI is configured as a master, the slave device typically has to write new values to its transmit buffer, before the next transfer can be started. To allow this, usually a minimum inter-frame space is specified considering interrupt response and data fetch time of the slave device.

TXSEI eases the implementation of this inter-frame space by offering an automated mechanism to guarantee inter-frame delays between consecutive frames.

The inter-frame space counter is implemented as a 10 bit down counter. The counter is reloaded with the value from the SEFS register after each transfer. The next transfer will not start before the IFS counter reaches a value of zero. The internal IFS counter is reset every time the SEFS register is written. Therefore, if the module is in the inter-frame space the next transfer will start immediately, if the register is written, even if the same value is rewritten to the register.

The following figure shows the function of the inter-frame space timer:

SCK]		
Transfer	Transfer 1		Wait	IFS		Transfer 2
IFSCounter		SEIFS	SEIFS-1	2	1	0
StoreRxVal						
LoadTxVal				<u> </u>		



9.3.2 TXSEI Buffer Structure

TXSEI has both a transmit and a receive buffer. The buffers are implemented as FIFO and are able to store four frames each (one frame has a 16-bit length).

When a new TXSEI transfer is started by writing the data register, the transfer value is first stored in TXSEI's transmit buffer. From there the value will be fetched by the shift register immediately, if the module is idle or after the currently running transfer has completed.

A receive value from the shift register is stored in the receive buffer every time a transfer completes.

TXSEI is able to generate interrupts depending on the fill-level of these buffers. Therefore, it is possible to refill the buffers with several values within one interrupt service routine, if desired.

9.3.2.1 TXSEI System Errors

TXSEI is able to detect the following system errors during transfer:

9.3.2.2 SEOE – Overflow Error

An *Overflow Error* will be generated, when the receive buffer is completely filled, while a new value has been completely received on the SEI bus. In this case the data of the last transfer in the receive buffer is overwritten with the new value and the SEOE flag in the SESR register is asserted.

The SEOE register gives the programmer an indication, that data consistency during the transfer was lost.

9.3.2.3 SEUE – Underflow Error

An *Underflow Error* is generated, if the module is in slave mode and the bus master performs a shift, when no output value has been specified by writing to the data register.

9.3.2.4 SETF – Transfer Format Error

This error is generated, if the transfer format is violated.

There are two different scenarios, in which a Transfer Format Error could occur.

In slave mode, a transfer format error will be signaled, if:

- the slave select pin is used for TXSEI purpose (Configured in the port register) and
- TXSEI is in the middle of a transfer and
- the number of bits received yet is smaller than the number specified in the SSZ (SECR1) register

and if the slave select signal is set inactive at this point. It signals the user, that the master ended the transfer before the expected end of the transfer. A possible cause for this error could be different transfer length settings for master and slave devices. The partially received value will not be stored in the receive buffer since it is not complete.

In master mode, a transfer format error will be signaled, if:

- the slave select input signal is enabled in master mode (SSIVAL bit in SECR0 register) and
- both the master bit is set to one (MSTR bit in SECR0) and the system is in active mode (OPMODE="10" in SEMCR) and
- the Slave Select signal is asserted.

9.4 Interrupts

TXSEI connects to three interrupt signals.

- SEIEXC: System Error Flags SEOE, SEUE, SETF, SIDLE (separately maskable)
- SEIRX Rx Buffer Fill Level Interrupt, Flag RBSI (not maskable)
- SEITX Tx Buffer Fill Level Interrupt, Flag TBSI (not maskable)

Interrupt SEIEXC is used for error detection purpose (SEOE, SEUE, SETF) and idle state interrupt (SIDLE). The interrupts SEIRX and SEITX are used to fetch and setup new data in an interrupt service routine for transferring data.

All the interrupts will occur one system clock cycle later than the internal flags, which are visible in the status register.

10. Asynchronous Serial Interface (UART)

The Asynchronous Serial Interface (UART) contains the following features:

- Four channels
- Full-duplex transfer
- Baud rate generator
- Modem flow control (CTS/RTS)
- Transmit and receive FIFO, each of size 2 tiers
- Multi controller system support (master/slave operation capable)

10.1 Registers

<u>Overview</u>

Register (short name)	Physical Address (hex)	Name	Function
SILCR	1C00 0000	Line Control Register	Specify data format
SIDICR	1C00 0004	Interrupt Control Register	Controls settings about interrupt and DMA requests
SIDISR	1C00 0008	Interrupt Status Register	Shows status information about interrupt and DMA requests
SISCISR	1C00 000C	Status Change Register	Shows status information of UART transfer
SIFCR	1C00 0010	FIFO Control Register	Controls settings of transmit/ receive FIFO
SIFLCR	1C00 0014	Flow Control Register	Controls running transmission
SIBGR	1C00 0018	Baud Rate Control Register	Contains baud rate settings
SITFIFO	1C00 001C	Transmitter FIFO Register	Transmit data
SIRFIFO	1C00 0020	Receiver FIFO Register	Received data

This table includes the addresses of UART channel 0.

Channel 1 uses the addresses 1C00 0040 to 1C00 0060.

Channel 2 uses the addresses $1C00\ 0080$ to $1C00\ 00A0.$

Channel 3 uses the addresses 1C00 00C0 to 1C00 00E0.

Line Control Register (SILCR)

Bit	31							16
Name				-	_			
Bit	15	14	13	12	11	10	9	8
Name	RWUB	TWUB	UODE	_	_	OUTSEL	IRDA	LSBF
Bit	7	6	5	4	3	2	1	0
Name	_	S	CS	UEPS	UPEN	USBL	UM	ODE

Bit	Name	Function	Reset Value	R/W
31:16	_	Wired to zero	0	R
15	RWUB	Wake Up Bit for Receive	0	R/W
		0 = The UART does not wait for a wake-up-bit		
		1 = The UART is looking for a wake-up-bit		
		Used only in multi controller mode.		
14	TWUB	Wake Up Bit for Transmit	1	R/W
		0 = Next frame contains data (wake-up-bit = 0)		
		1 = Next frame contains address (wake-up-bit = 1)		
		The contents of this bit make only sense in multi controller mode.		
13	UODE	Open Drain Enable	0	R/W
		0 = Standard serial output on TX		
		1 = Open drain serial output on TX		
		When the UART is slave in a multi controller system, the serial output		
		should set to open drain.		
12:11		Wired to zero	00	R
10	OUTSEL	Clock Output Select	0	R/W
		0 = Clock frequency is the same as in Baud Rate Register (SIBGR)		
		specified		
		Register (SIBGR)		
9	IRDA	IrDA Clock	0	R/W
		0 = No output of IrDA clock		
		1 = Output of IrDA clock		
		It has no meaning when OUTSEL = 1.		
8	LSBF	LSB First	0	R/W
		0 = Reads or sends the MSB first		
		1 = Reads or sends the LSB first		
7		Wired to zero	0	R
6:5	SCS	SIO Clock Select	10	R/W
		00 = Internal system clock		
		01 = Baud rate generator provided by internal clock		
		10 = External clock		
		11 = Baud rate generator provided by external clock		
4	UEPS	UART Parity Select	0	R/W
		0 = Odd Parity		
		1 = Even Parity		
3	UPEN	UART Parity Enable	0	R/W
		0 = Disable Parity Check		
		1 = Enable Parity Check		
		The bit should be 0 in the multi controller system mode (UMODE = 10, 11).		
2	USBI	UART Stop Bit Length	0	R/W
	0000	0 = 1 bit	, in the second s	
		1 = 2 bit		

Bit	Name	Function	Reset Value	R/W
1:0	UMODE	UART Mode	00	R/W
		For the SIO Mode setting.		
		00 = 8-bit data length		
		01 = 7-bit data length		
		10 = Multi controller 8-bit data length		
		11 = Multi controller 7-bit data length		

Note: The reception of a 1-bit length stop bit while in a 2-bit stop bit length setting does not generate a frame error.

Interrupt Control Register (SIDICR)

Bit	31							16
Name				-	_			
Bit	15	14	13	12	11	10	9	8
Name	TDR	RDR	TIR	RIR	SPIR	CT	SAC	_
Bit	7	6	5	4	3	2	1	0
Name	_		SIOE	SICTS	SIBRK	SITR	SIAS	SIUB

Bit	Name	Function	Reset Value	R/W
31:16		Wired to zero	0	R
15	TDR	Transmit DMA Request	0	R/W
		0 = No DMA request when free space in transmit FIFO		
		1 = DMA request when free space in transmit FIFO		
14	RDR	Receive DMA Request	0	R/W
		0 = No DMA request when data in receive FIFO		
10	TID	T = DMA request when data in receive FIFO	0	DAM
13		1 ansmit interrupt request	0	R/VV
		1 – Send SIOTX interrunt when free space in transmit FIFO		
12	RIR	Receive Interrupt Request	0	R/W
		$0 = N_0$ interrupt when error or time out occurs	Ũ	
		1 = When error or time-out occurs send		
		 SIORX interrupt, when RDR=0, 		
		SIOEXC interrupt, when RDR=1		
11	SPIR	Special Interrupt Request	0	R/W
		0 = No interrupt when errors occur		
		1 = Send SIOEXC interrupt, when errors occur		
10:9	CTSAC	CTSS Status Active Condition	0	R/W
		Sets condition of CTS.		
		00 = Disable CTS		
		01 = CTS terminal rising edge		
		10 = CTS terminal failing edge		
0.6		11 = Bolli edges	0	P
0.0 F		Wiled to zero	0	
Э	SICE	O = No actions on overrun error	0	K/VV
		1 = When an overrun error occurs send SIOEXC interrupt and set		
		STIS bit in Interrupt Status Register (SIDISR)		

Bit	Name	Function	Reset Value	R/W
4	SICTS	Special Interrupt on Receive of CTS	0	R/W
		0 = No actions on CTS		
		1 = When receiving CTS, send SIOEXC interrupt and set STIS bit in Interrupt Status Register (SIDISR)		
3	SIBRK	Special Interrupt on Break of UART Transfer	0	R/W
		0 = No actions on break		
		1 = When a break occurs, send SIOEXC interrupt and set STIS bit in Interrupt Status Register (SIDISR)		
2	SITR	Special Interrupt on Free Space in Transmit FIFO (RBRKD)	0	R/W
		0 = No actions on free space in transmit FIFO		
		1 = When free space is detected, send SIOEXC interrupt and set STIS bit in Interrupt Status Register (SIDISR)		
1	SIAS	Special Interrupt, when all data sent	0	R/W
		0 = No actions, when all data sent		
		1 = When all data sent, transmit SIOEXC interrupt and set STIS bit in Interrupt Status Register (SIDISR)		
0	SIUB	Special Interrupt on Break of UART Transfer (UBRKD)	0	R/W
		0 = No actions on break		
		1 = When a break occurs, send SIOEXC interrupt and set STIS bit in Interrupt Status Register (SIDISR)		

Note: Transmit interrupt request (SITXREQ): The output is used as the interrupt output of SCOn for the transmit data empty. See table in section "Host Interface" for possible settings.

Interrupt Status Register (SIDISR)

Bit	31	16
Name		

Bit	15	14	13	12	11	10	9	8
Name	UBRK	UVALID	UFER	UPER	UOER	ERI	TOUT	TDIS

Bit	7	6	5	4	3	2	1	0
Name	RDIS	STIS	_			RFDN		

Bit	Name	Function	Reset Value	R/W
31:16		Wired to zero	0	R
15	UBRK	Break This bit will be set to 1, when break is detected	0	R
14	UVALID	No Data Available This bit will be set to 1, when the receiver FIFO contains no data.	1	R
13	UFER	Frame Error This bit will be set to 1, when an error occurred during transfer of the current frame.	0	R
12	UPER	Parity Error This bit will be set to 1, when a parity error has been detected.	0	R
11	UOER	Over Run Error This bit will be set to 1, when an overrun error has occurred.	0	R

Bit	Name	Function	Reset Value	R/W
10	ERI	Error Interrupt This bit will be set to 1, when a framing error, parity error or overrun error has occurred. Writing 0 to this bit clears it. Writing 1 does not change contents of this bit.	0	R/W
9	TOUT	Receive Time Out This bit will be set to 1 immediately after a receive time out occurs. Writing 0 to this bit clears it. Writing 1 does not change contents of this bit.	0	R/W
8	TDIS	Transmit DMA/Interrupt Status This bit will be set to 1, when there is free space in the transmit FIFO.	1	R/W
7	RDIS	Receive DMA/Interrupt Status This bit will be set to 1, when there are valid data in the receive FIFO.	0	R/W
6	STIS	Status Interrupt Status This bit will be set to 1, when the status, selected in STIR of Interrupt Control Register (SIDICE), has changed.	0	R/W
5	_	Wired to zero	0	R
4:0	RFDN	Receive FIFO Data Number Status Indicating the number of received data frames stored in the receiver FIFO (0 to 2 tiers).	00000	R/W

Note: UBRK, UPER and UOER show the status of the upper FIFO tier. When software reads the next data tier, the UART will update the status information in UBRK, UPER and UOER. Thats the reason, why the software must read status information before reading the data.

Status Change Register (SISCISR)

Bit	31							8
Name				_	_			
Bit	7	6	5	4	3	2	1	0
Name	_	_	OERS	CTSS	RBRKD	TRDY	TXALS	UBRKD

Bit	Name	Function	Reset Value	R/W
31:6		Wired to zero	0	R
5	OERS	Overrun Error This bit will be set to 1, when an overrun error occurs. Cleared by writing 0	0	R/W
4	CTSS	CTS terminal Indicates the CTS terminal status. 0 = CTS is deasserted 1 = CTS is asserted	0	R
3	RBRKD	Receive Break This bit will be set to 1, when the UART is in break status.	0	R
2	TRDY	Tx Ready Set to 1 when the transmitter FIFO has free space at least for one tier of data.	1	R
1	TXALS	Tx All Set to 1 when transmitter FIFO and transmitter shift register are empty.	1	R
0	UBRKD	UART Break Detect Set to 1 immediately when a break is detected. Cleared by writing 0.	0	R/W

FIFO control register (SIFCR)

Bit	31							16
Name				-				
Bit	15	14	13	12	11	10	9	8
Name	SWRST			-				RDIL
Bit	7	6	5	4	3	2	1	0
Name	RDIL	_		TDIL		TFRST	RFRST	FRSTEW

Bit	Name	Function	Reset Value	R/W
31:16	_	Wired to zero	0	R
15	SWRST	Software Reset	0	W
		0 = Normal operation		
		1 = Softreset of UART		
		This software reset lasts for 4 clock cycles . The channel will not react to any requests during this time period.		
		Warning:		
		While using instruction cache of TX39 the following problem occurs:		
		As it takes about 5 clock cycles to activate software reset this might		
		affect the next write action to a register of the channel being reset.		
		Solution:		
		command of the same channel.		
14:9		Wired to zero	0	R
8:7	RDIL	Receive DMA/Interrupt trigger level	00	R/W
		These bits determine at which fill level of the receive FIFO the UART sends an interrupt or DMA request.		
		00 = If 1 byte in receive FIFO make a request		
		01 = If 2 bytes in receive FIFO make a request		
		others = invalid setting		
6:5		Wired to zero	0	R
4:3	TDIL	Transmit DMA/Interrupt trigger level	00	R/W
		These bits determine at which fill level of the transmit FIFO the UART sends an interrupt or DMA request.		
		00 = If 1 byte in transmit FIFO make a request		
		01 = If 2 bytes in transmit FIFO make a request		
		others = Invalid setting		
2	TFRST	Transmit FIFO Reset	0	R/W
		0 = Normal operation		
		1 = Reset of transmit FIFO (only when FRSTEW = 1)		
1	RFRST	Receive FIFO Reset	0	R/W
		0 = Normal operation		
		1 = Reset of receive FIFO (only when FRDTEW = 1)		
		FIFO Reset Enable		
0	FRSTEW	0 = Resets of receive and transmit FIFO are inhibited	0	R/W
		1 = Resets of receive and transmit FIFO are possible		

Flow control register (SIFLCR)

Bit	31							16
Name				_	_			
Bit	15	14	13	12	11	10	9	8
Name				RCS	TRS	—	RTSSC	RSDR
Bit	7	6	5	4	3	2	1	0
Name	TSDR —			RTSTL				TBRK

Bit	Name	Function	Reset Value	R/W
31:13		Wired to zero	0	R
12	RCS	RTS Control Select Selects the method to control the RTS terminal. 0 = Software control 1 = Software or hardware control	0	R/W
11	TRS	 Tx Request Select Selects the transmit request. 0 = Control by transmit serial data request (TSDR). 1 = Control by transmit request command or the CTS terminal (hardware control) 	0	R/W
10		Wired to zero	0	R
9	RTSSC	RTS Software Control Determines the output of the RTS terminal. 0 = Sets the RTS terminal to 0 1 = Sets the RTS terminal to 1	0	R/W
8	RSDR	Receive Serial Data Request 0 = Received data will stored 1 = Received data will throwed away	1	R/W
7	TSDR	Transmit Serial Data Request 0 = Transmission runs 1 = Halts transmission. A running transmission will be finished.	1	R/W
6:5	_	Wired to zero	0	R
4:1	RTSTL	RTS Trigger Level Sets the RTS hardware control assert level at the number of receive data tiers in the receiver FIFO. Possible settings: 0001, 0010	0001	R/W
0	TBRK	Transmitter Break 0 = Normal operation 1 = Transmit a break	0	R/W

Baud rate control register (SIBGR)

Bit	31							16
Name				_	_			
Bit	15	11	10	9	8	7		0
Name			BCLK			BRD		

Bit	Name	Function	Reset Value	R/W
31:11	_	Wired to zero	0	R
10:8	BCLK	Baud Rate Generator Clock Specifies the prescaler f or the input clock of baud rate generator. 000 = 1/2 system frequency 001 = 1/8 system frequency 010 = 1/32 system frequency 011 = 1/128 system frequency 1xx = system frequency (prescaler bypass)	011	R/W
7:0	BRD	Baud Rate Divisor Set the baud rate divisor.	0xFF	R/W

Transmitter FIFO register (SITFIFO)

Bit	31 8	7	0
Name	_		TxD

Bit	Name	Function	Reset Value	R/W
31:8	_	Wired to zero	0	R
7:0	TxD	Transmit data Data written to this register are carried to transmit FIFO. Note: The bits are write-only.	0	W

Receiver FIFO register (SIRFIFO)

Bit	31 8	7	0
Name	—	F	RxD

Bit	Name	Function	Reset Value	R/W
31:8	_	Wired to zero	0	R
7:0	RxD	Receive Data Read this register to get next data item from the receiver FIFO.	0	R

Note: The Receiver FIFO Register can only be read by a 32-bit-word access.

10.2 Operations on Serial Interface

10.2.1 Outline

The UART converts serial input data to parallel data by a shift register. The converted parallel data is stored in the receiver buffer. The stored data is fetched by a DMA transfer or an interrupt.

During transmission parallel data from memory is written to a transmitter buffer by a DMA transfer or an interrupt. The parallel data is converted to serial output data using a shift register.

The clock has an elementary function during transmitting and receiving. It is generated by the baud rate generator. The frequency is set by a register (SIBGR).
10.2.2 Data Format

The applicable data format for SIO is as follows:

Data length	7/8/9-bit (9-bit data is practicable for a multi controller system)
Stop bit	1/2-bit
Parity bit	provided / not provided
Parity system	even/odd
Start bit	1-bit fixed
data format	MSB/LSB first (switchable by the register setting)

The data frame structure is described on the next page. Please note that sending a parity bit is not allowed for address transmission in a multi-controller system.





10.2.3 Serial Clock Generator

The transmit/receive clock regulating the transferrate for the serial interface is selected from:

- baud rate generator output,
- internal system clock or
- external clock

The following figure shows principle structure of the serial clock generator:



Figure 10.2.2 Serial Clock Generator Structure

The **baud rate generator** creates the transmit/receive clock which regulates the transfer rate for the serial interface. The baud rate can be calculate by the following formula:

baud rate = $\frac{\text{input frequency} \times \text{prescaler}}{\text{divisor of baud rate generator}} \div 8$

Select the prescaler for the baud rate generator input clock. The selected clock is divided by the value corresponding to the setting in the baud rate control register (divisor: 1, 2, 3, ..., 255).

The following table shows the output frequency of the baud rate generator (SIOCLK) in depending of the baud rate divisor and the prescaler:

Baud Generator Input	Baud Generator Divisor	Precaler 1/2 (T0)	Prescaler 1/8 (T2)	Prescaler 1/32 (T4)	Prescaler 1/128 (T6)
60 MHz	5	750.00 kHz	187.50 kHz	46.88 kHz	11.72 kHz
60 MHz	10	375.00 kHz	93.75 kHz	23.44 kHz	5.86 kHz
60 MHz	25	150.00 kHz	37.50 kHz	9.38 kHz	2.34 kHz

10.2.4 Receiver Control

After accepting the receive enable, the receive control is looking for the start bit on the serial input line (RX). A "0" on serial input only will be recognized as start bit, if a "1" was detected in the bit before. When the receive control detects a start bit, the receiving operation will start.

The output of the baud rate generator (SIOCLK) is 16 times the frequency of the data transfer rate on serial interface. The serial data input (RX) will be sampled on 7th,8th and 9th clock of SIOCLK. A majority logic determines the input value.

The **receiver shift register** consists of an 8-bit shift register. On the end of transfer bit 0 of the shift register contains the bit which was received at first.

The **receiver read buffer** resides between the receiver shift register and the receiver FIFO buffer. After receiving a data frame, the parity check will be done in this register.

10.2.5 Transmitter Control

The output of the baud rate generator (SIOCLK) is 16 times the frequency of the data transfer rate on serial interface.

The transmitter shift register is an 8 -bit shift register. The transmitter shift register gets its data from the transmitter FIFO. Bit 0 of the shift register will be send first.

10.2.6 Host Interface

The data transfer to the transmitter FIFO can be handled via interrupt processing or via DMA transfer. If the transmitter FIFO has as much free space as set in the transmit DMA interrupt trigger level (TDIL in FIFO control register), an interrupt or DMA request is generated. Afterwards the DMA Controller or the software fetches data from memory and writes the data to the transmitter FIFO.

The data transfer from the receiver FIFO can be handled via interrupt processing or via DMA transfer. If the receiver FIFO has as much free space as set in the transmit DMA interrupt trigger level (RDIL in FIFO control register), an interrupt or DMA request is generated. A fterwards the DMA Controller or the software fetches data from the receive FIFO and writes it to the memory.

The following settings of TDR, RDR, TIR and RIR of Interrupt Control Register (SIDICR) are allowed:

TDR	RDR	TIR	RIR	Transmit	Receive
0	0	0	0	TDIS polling	RDIS polling
0	0	0	1	TDIS polling	Interrupt
0	0	1	0	Interrupt	RDIS polling
0	0	1	1	Interrupt	Interrupt
0	1	0	0	TDIS polling	DMA
0	1	1	0	Interrupt	DMA
1	0	0	0	DMA	RDIS polling
1	0	0	1	DMA	Interrupt
1	1	0	0	DMA	DMA

10.2.7 Flow Control

Transmission enable can be set either

- via software control by a transmit serial data request of the CPU (TSDR) or
- via hardware control by applying a logical OR to the signals RTS and CTS.

When the transmit enable becomes inactive, the transmission will be suspended after the completion of the current data transmission.

Reception is enabled either

- via RTS software control of the CPU (RTSSC) or
- via hardware control by applying a logical OR to the signals RTS and CTS.

For hardware control, the flow control offers the possibility of a DMA transfer or an interrupt request. This can be configured using register SIDICR.

During reception, the transmitter can request temporary suspension by turning the RTS signal to high. The transmission is resumed by turning RTS signal to low when reception is ready.

Frame by frame data transfer is available by setting the transmitter to hardware control (TES=1) and the receiver RTSTR to 1 (handshaking).

10.2.8 Parity Control

During **transmission**, the parity is generated when the data is written to the transmitter shift register. The parity is stored

- in bit 7 of the transmitter shift register for the 7-bit data length or
- in TWUB of the line control register for the 8-bit data length.

During **reception**, the parity check is executed when the data is written from the receiver shift register to the receiver read buffer. A parity error occurs when a difference between received and calculated parity bit is found. The parity is stored

- in bit 7 of the read buffer for the 7-bit data length or
- in RWUB of the line control register for the 8-bit data length.

10.2.9 Error Flags

The following error flags can be handled:

• Overrun error

Occurs on overflow of transmit or receive buffer.

• Parity error

Occurs when the received parity and the calculated parity are not the same.

• Framing error Occurs when 0 is detected at the stop bit during receive.

10.2.10 Receiver Break

When a framing error occurs in the received data and every bit in a data frame is "0", the frame is interpreted as a break and the RBRKD bit in the status change register (SISCISR) is set.

10.2.11 Receive Time Out

A receive time out occurs when the receiver FIFO has received at least 1-byte and an equivalent of a 2-byte receive time is elapsed from the previous reception. That sets the receive time -out bit (TOUT) in the DMA/interrupt status (SIDISR).

10.2.12 Handling of Receive Data Transfer and Status Bit in Receiver FIFO

The following status information is stored in the receiver FIFO along with the received data:

- UART receiver break (UBRK)
- UART available status (UVALID)
- UART frame error (UFER)
- UART parity error (UPER)
- UART overrun error (UOER)

The software can read the status in the DMA/interrupt status register (SIDISR). The status is updated when data from receiver FIFO will be read (SIRFIFO).

The receive data, which is transferred without errors, can be read from the receiver FIFO. New tiers in receiver FIFO will be indicated by a receive interrupt request. Errors during receive will be indicated by an exception interrupt request.

Only received data without errors are transferable via DMA. When an error (UFER, UPER, UOER) or a receive time-out (TOUT) occurs, the receive data transfer request is asserted and the receive error is notified.

10.2.13 Multi Controller System

When UMODE in the Line Control Register (SILCR) is 10 or 11, the UART changes into the multi controller system mode. In a multi controller system, the master controller sends data to the selected slave controllers. The slaves will be selected by sending an address ID before sending the data. Non-selected slave controllers will ignore the data. The transmission of the address ID is indicated by setting WUB in the frame to 1. For data transmission set WUB to 0. The software makes the address ID comparison.

Protocol of multi controller system:

- 1. The master and slave controllers set the UMODE to 10 or 11 in the Line Control Register to get into multi controller mode.
- 2. Each slave controller sets the RWUB in the Line Control Register to 1 to be ready to receive the address ID frame from the master controller.
- 3. The master controller sets the WUB of the transmit frame to 1 (Line Control Register WUB=1) to send the slave controller address ID (7 or 8-bit length).
- 4. An interrupt is generated in a slave controller when RWUB in Line Control Register is 1 and WUB

of the received data frame is 1 (receive data is an address frame). The software compares its address ID with the received address ID and set RWUB to 0 when both match.

- 5. When the master controller sends data frames to the specified slave controllers, the WUB in the data frame is set to 0 (Line Control Register TWUB=0).
- 6. The selected slave controller generates an interrupt, when it receives data. In the non-selected slave controller, where RWUB is still set to 1, no interrupt will be generated. In this case the received data is ignored.

The slave controllers can send data only to the master controller.

An **example** of the multi controller system configuration is shown below:



Figure 10.2.3 Example for Multi Controller System

The slave output (TX) must be open drain. The serial output of TMPR3916F becomes open drain when the UODE in Line Control Register is set to 1.





TOSHIBA







Figure 10.3.5 Transmitting 8 Bit Data



Figure 10.3.6 Transmitting HALT Command

When CTS becomes 1 during data transmission, the data transfer halts after completing the current data transmission. Despite the halt, the next data is stored in the transmitter shift register. The transmission is restarted at the first shift out pulse after CTS becomes low.

11. Electrical Characteristics

11.1 DC Characteristics of TMPR3916F

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{DD}	3.0	3.3	3.6	V
Operating temperature	Та	-40		85	°C
Power dissipation (normal mode)	PD				mW
Operating current Normal mode	I _{DD}				mA
Standby mode	IDDS				μA
Low level input voltage	VIL				
TTL inputs (1) (2)		-0.3		0.8	V
Others		-0.3		0.2 V _{DD}	V
High level input voltage	VIH				
Standard TTL inputs ⁽¹⁾		2.0		V _{DD} + 0.3	V
5 V tolerant TTL inputs ⁽²⁾		2.0		7	V
5 V tolerant CMOS inputs $^{(3)}$		0.8 V _{DD}		7	V
Others		0.8 V _{DD}		V _{DD} + 0.3	V
Low level input current	կլ				
Standard input buffer				10	μA
Input buffer with pull-up $^{(4)}$				200	μA
High level input current	lн			10	μA
Low level output voltage	V _{OL}			0.4	V
High level output voltage	V _{OH}	2.4			V
Output current	lol				
PIO, CAN, HDISP				4	mA
Others				8	mA
Output buffer capacity	C _{in}		6.81		pF
Input buffer capacity	Cout		6.81		pF
I/O buffer capacity	Cio		6.81		pF

(1) The following inputs are TTL inputs:

sdi, BUSERR, ACK, RXCAN1, RXCAN0

- (2) The following inputs are 5V-tolerant TTL inputs: sdi, BUSERR, ACK, RXCAN1, RXCAN0
- (3) The following inputs are 5V-tolerant CMOS inputs:

PIO0 .. PIO29, VSYNC, HSYNC, DOTCLK, HDISP, TXCAN0, TXCAN1, RXCAN0, RXCAN1

(4) The following inputs have an integrated pull-up resistance:

VSYNC, HSYNC, DOTCLK, DREQ0, D0, RESET, EXT0, EXT1, EXT2, NMI, dbge, dreset, BUSERR, ACK, RXCAN0, RXCAN1, PIO16, PIO18, PIO19, PIO21, PIO22, PIO23, PIO25, PIO26, PIO27, PIO29

11.2 Power Up Sequence



Consider load on A26 for selection of pull-up/pull-down value



Parameter	Symbol	Min	Тур	Max	Unit
Oscillator starting time	t _{staOSC}			500	μs
PLL starting time	t _{staPLL}			500	μs
Reset hold time	t _{ResetHold}	25			cycles (1)
A26 sample time	t _{A26Sample}			4	cycles (1)
Initial delay after reset	t _{ResetIntDelay}	1000		1050	cycles (1)

⁽¹⁾ Cycle means one systemcycle of TMPR3916F (at 60 MHz one cycle is 16,7 ns)

11.3 Crystal Oscillator

An example of application circuit:



Figure 11.3.1 Connecting Crystal Oscillator

Parameter	Symbol	Min	Тур	Max	Unit
Oscillator frequency	f		8	10	MHz
Oscillation starting voltage	V _{STA}				V
Oscillation holding voltage	V _{HOLD}				V
Supply current	loo				mA
Oscillation starting time	T _{STA}				ms
Feedback resistor	R _{FB}				MΩ
Output resistor	R _d				Ω
External capacitor	C _{IN}				pF
	C _{OUT1}				pF
	C _{OUT2}				pF
External inductance	LOUT				μH

11.4 View DAC

DC Characteristics:

Parameter	Symbol	Min	Тур	Max	Unit
Resolution (each DAC)			8 (1)		Bits
Accuracy (each DAC)					
Integral linearity error	և		± 1/2		LSB
Differential linearity error	DL		± 1/2		LSB
Analog output current					
White level			19.05		mA
White level from black level			17.61		mA
Black level			1.44		mA
Blank level			0.00		mA
LSB size			69.06		μA
Voltage-reference input current			1.66		mA
Stand-by current			0.00		mA

 $^{(1)}$ Only upper six bits are used in TMPR3916F, lower two bits are wired to zero

AC Characteristics:

Parameter	Symbol	Min	Тур	Max	Unit
Clock rate	f _{max}			175	MHz
Clock cycle time	t _{ck}	5.72			ns
Analog output full scale delay	t _{OD}		1.8		ns
Full scale rise/fall time (10% to 90%)	t _{OR}		0.78		ns
Glitch impulse			32.5		pV - sec
Power supply current	I _{AA}			70	mA

Connectivity of ViewDAC:



* To reduce the noise, please place Ceramic Capacitors of 0.1uF between DVCC/DGND, AVCC3/AGND3, AVCC2/AGND2 and AVCC1/AGND1 as close as possible to the pads

* Use seperate ground lines/planes for the digital and the analog ground in order to avoid analog ground level shift as a result of the current through the DGND terminal

Figure 11.4.1 Applying External Connectivity for Digital/Analog Converter

11.5 Standby Mode Timing

To resume the PLL circuit operations, set the PLLOFF* pin to "High" and the CLKEN pin to high. At that time, a period of $500 \,\mu s$ is required for the PLL circuit oscillation to stabilize. The following diagram shows the corresponding timing:



Figure 11.5.1 Standby Mode Waveform

11.6 Boot Device

By using the following application circuit, the user can choose between 16 bit and 32 bit boot device.



Figure 11.6.1 Applying External Boot Mode Selection Circuit

sample point

t tDIH

11.7 SDRAM Timing





Parameter	Symbol	Min	Тур	Max	Unit
Output setup time	t _{DOS}	6	11	14	ns
Output hold time	t _{DOH}	2.5	3	5	ns
Input setup time	t _{DIS}		tbd		ns
Input hold time	t _{DIH}		tbd		ns

11.8 ROM / SRAM Timing



Figure 11.8.1 MEMC Interface Timing Diagram

Parameter	Symbol	Min	Тур	Max	Unit
Cycle length	t _{ROC}	2			cycles (1)
Output hold time	t _{ROH}		1		cycles (1)
Input setup time	t _{RIS}		tbd		ns
Input hold time	t _{RIH}		tbd		ns

 $^{(1)}$ Cycle means one systemcycle of TX3903BF (at 60 MHz one cycle is 16,7 ns)

11.9 External Slave



Parameter	Symbol	Min	Тур	Max	Unit
Output setup time of CS, A, BE, D	t _{EOS1}	4.5	10.5	13	ns
Output hold time of CS, A, BE, D	t _{EOH1}	3.4	6	11	ns
Output setup time of BSTART, LAST, WR, DACK	t _{EOS2}	7.5	12	14	ns
Output hold time of BSTART, LAST, WR, DACK	teoh2	2.5	4.5	8.5	ns
Input setup time of ACK	t _{EIS2}		tbd		ns
Input hold time of ACK	t _{EIH2}		tbd		ns



Parameter	Symbol	Min	Тур	Max	Unit
Input setup time of D[31:0]	t _{EIS1}		tbd		ns
Input hold time of D[31:0]	t _{EIH1}		tbd		ns

DMA Timing:



Parameter	Symbol	Min	Тур	Max	Unit
Output setup time of DACK	t _{MOS}	9	12	14	ns
Output hold time of DACK	t _{MOH}	2	4	7	ns
Input setup time of DREQ	t _{MIS}		tbd		ns
Input hold time of DREQ	t _{MIH}		tbd		ns

11.10 External Interrupts and NMI

The external interrupts (EXT0, EXT1, EXT2) and the NMI can set asynchronous to system clock. All interrupt inputs are low active.

Parameter	Symbol	Min	Тур	Max	Unit
Length of asynchronous interrupt	tIRQL	2			cycles (1)

⁽¹⁾ Cycle means one systemcycle of TMPR3916F (at 60 MHz one cycle is 16,7 ns)

11.11 General Purpose I/O's (PORT Module)

The inputs to the general purpose I/O's can given asynchronous to system clock.

Parameter	Symbol	Min	Тур	Max	Unit
Length of input signal	t _{GPL}	10			cycles (1)
Sample frequency	f _{GPS}		7.5 ⁽²⁾		MHz

⁽¹⁾ Cycle means one systemcycle of TMPR3916F (at 60 MHz one cycle is 16,7 ns)

⁽²⁾ At 60 MHz system clock

11.12 TXSEI Timing



Figure 11.12.1 Timing Diagram for DMA Request

Parameter	Symbol	Min	Тур	Max	Unit
SEI clock frequency	f _{SEI}			15 ⁽¹⁾	MHz
Output setup time on TX	t _{STS}		1/2		SEI clock
Output hold time on TX	t _{STH}		1/2		SEI clock
Input setup time on RX	t _{SRS}		tbd		ns
Input hold time on RX	t _{STH}		tbd		ns
Driver setup time on SSO/ SSI	t _{SSS}	2			cycles (2)

⁽¹⁾ At 60 MHz system clock

 $^{\rm (2)}$ Cycle means one systemcycle of TMPR3916F (at 60 MHz one cycle is 16,7 ns)

12. Package Dimension

12.1 Pin Assignment



Figure 12.1.1 TMPR3916F's Pin Assignment

The following table divides the different pins into functional groups. TMPR3916F provides pins, which have a shared functionality. Therefore you can find one and the same pin up to three times in different groups (like PIO18/TX(SEI)/TX(SIO0) pin).

Classification	Pin Name	Pin No.	I/O	Level Active
CORE	A[26] / BOOT16	11	I/O	—
	A[25:20]	10 ~ 5	0	_
	A[19:18]	2~1	0	_
	A[17:10]	208 ~ 201	0	_
	A[9]	198	0	_
	A[8:4]	196 ~ 192	0	_
	A[3:2]	189 ~ 188	0	_
	BE[3:0]*	21 ~ 24	0	low
	D[31]	187	I/O	_
	D[30]	185	I/O	
	D[29:23]	183 ~ 177	I/O	
	D[22]	175	I/O	
	D[21:19]	172 ~170	I/O	
	D[18:15]	167 ~ 164	I/O	
	D[14:9]	162 ~ 157	I/O	
	D[8:4]	145 ~ 141	I/O	
	D[3:0]	138 ~ 135	I/O	
	Control Signals			
	RD*	12	0	low
	WR*	13	0	low
	LAST*	16	0	low
	BSTART*	17	0	low
	BURST*	18	0	low
	BUSERR*	29	I	low
	ACK*	37	I	low
	RESET*	25	I	low
	Clock Signals			
	XTAL1	151	I	_
	XTAL2	152	0	_
	SYSCLK	39	0	
	PLLOFF*	155	Ι	low
	CLKEN	156	Ι	high
SDRAM	CS1*	49	0	low
	CS0*	50	0	low
	RAS*	40	0	low
	CAS*	41	0	low
	CKE	19	0	high
	WE*	20	0	low
MEMC	CS5*	42	0	low
	CS4*	46	0	low
	CS3*	47	0	low
	CS2*	48	0	low
GDC	HSYNC*	91	I/O	low
	VSYNC*/CSYNC*	90	I/O	low
	HDISP	89	0	high
	DOTCLK	92	I/O	—
	PIO0/Digital B Out[0]	134	I/O	—
	PIO1/Digital B Out[1]	133	I/O	
	PIO2/Digital B Out[2]	132	I/O	—
	PIO3/Digital B Out[3]	131	I/O	—
	PIO4/Digital B Out[4]	130	I/O	

Classification	Pin Name	Pin No.	I/O	Level Active
GDC	PIO5/Digital B Out[5]	127	I/O	_
	PIO6/Digital G Out[1]	126	I/O	_
	PIO7/Digital G Out[2]	124	I/O	_
	PIO8/Digital G Out[3]	123	I/O	_
	PIO9/Digital G Out[4]	122	I/O	_
	PIO10/Digital G Out[5]	119	I/O	_
	PIO11/Digital R Out[1]	118	I/O	_
	PIO12/Digital R Out[2]	117	I/O	_
	PIO13/Digital R Out[3]	116	I/O	_
	PIO14/Digital R Out[4]	115	I/O	—
	PIO15/Digital R Out[5]	113	I/O	—
	ROUT	57	A. O	—
	GOUT	58	A. O	_
	BOUT	59	A. O	_
	VBS	63		_
	VREF	64		_
	FSADJ	61		_
DMAC	DREQ0*	30	I	low
	DACK0*	31	0	low
TXCAN	TX(CAN1)	73	0	
-	RX(CAN1)	74	1	_
	TX(CAN0)	75	0	
	BX(CAN0)	76		
TXSEI	PIO18/TX(SEI)/TX(SIO0)	110	I/O	
INCE!		111	//O	
		112	1/O	
	PIO19/SSI*(SEI)/CLK(SIO1)	109	1/O	low/
		102	1/O	low/
	PIO29/TX(SIO3)	93	1/O	
OART	PIO28/RX(SIO3)	94	1/O	
	PI027/CTS*(SI02)	97	1/O	low/
	PIO26/RTS*(SIO2)	98	1/O	low
	PI025/TX(SI02)	99	1/O	
	PIO24/RX(SIO2)	100	1/O	
	PIO23/CTS*(SIO1)	101	1/O	
	PI022/SS0*(SEI)/RTS*(SI01)	102	1/O	low/
		107	1/O	
		108	1/O	
	PI019/SS*(SEI)/CLK(SI01)	109	1/O	
		110	I/O	
	PIO17/RX(SFI)/RX(SIO0)	111	I/O	
		112		
PORT	PI029/TX(SI03)	93	I/O	
	PIO28/RX(SIO3)	94	<u>،ر</u>	
	PI027/CTS*(SI02)	97	1/O	
	PIO26/RTS*(SIO2)	98	I/O	
	PIO25/TX(SIO2)	99	<u>،ر</u>	
	PIO24/RX(SIO2)	100	1/O	
	PIO23/CTS*(SIO1)	101	//O	
	PI022/SS0*(SEI)/RTS*(SI01)	102		
	PIO21/TX(SIO1)	107	//O	
		108	1/0	
		100	1/0	
		110	1/0	—
1	FIUI0/IA(3EI)/IA(3IUU)	110	1/0	

Classification	Pin Name	Pin No.	I/O	Level Active
PORT	PIO17/RX(SEI)/RX(SIO0)	111	I/O	_
	PIO16/CLK(SEI)/CLK(SIO0)	112	I/O	_
	PIO15/Digital R Out [5]	113	I/O	
	PIO14/Digital R Out [4]	115	I/O	
	PIO13/Digital R Out [3]	116	I/O	
	PIO12/Digital R Out [2]	117	I/O	
	PIO11/Digital R Out [1]	118	I/O	
	PIO10/Digital G Out [5]	119	I/O	
	PIO9/Digital G Out [4]	122	I/O	
	PIO8/Digital G Out [3]	123	I/O	_
	PIO7/Digital G Out [2]	124	I/O	_
	PIO6/Digital G Out [1]	126	I/O	_
	PIO5/Digital B Out [5]	127	I/O	_
	PIO4/Digital B Out [4]	130	I/O	_
	PIO3/Digital B Out [3]	131	I/O	_
	PIO2/Digital B Out [2]	132	I/O	_
	PIO1/Digital B Out [1]	133	I/O	_
	PIO0/ Digital B Out [0]	134	I/O	_
INTC	EXT2*	34		low
	EXT1*	35		low
	EXT0*	36		low
	NMI*	38	I	low
POWER	VDD	4, 15, 27, 44, 51, 72, 95, 104, 120, 140, 147, 168, 184, 200		—
	VDD3	32, 87, 106, 129, 153, 174, 191		_
	VSS	14, 26, 45, 71, 77, 88, 103, 114, 125, 139, 148, 163, 176, 186, 197		_
	VSS2	3, 28, 43, 70, 96, 121, 146, 169, 199		—
	VSS3	33, 86, 105, 128, 150, 173, 190		
	AVCC1	67		
	AVCC2	65		
	AVCC3	54		
	DVCC	68		
	DGND	69		
	AN39VDD	154		_
	AN39GND	149		
	AGND1	60		_
	AGND2	62		
	AGND3	66		_
	AGND4	55		_
	AGND5	56		_
DSU	dclk	78	0	_
	pcst2	79	0	_
	pcst1	80	0	
	pcst0	81	0	
	sdao/tpc	82	0	_
	dbge*	83	I	low
	sdi/dint*	84	I	low
	Dreset*	85		low
TEST	test0	52		high
Not Connected	N/C ⁽¹⁾	53		

⁽¹⁾ Recommendation: Connect unconnected pins to ground!

12.2 Pin Functions

Classification	Pin Name	Pin Function
CORE	A[26:2]	Address signal output pins.
		The A26 pin has a special functionality. The level supplied to this pin is latched with the rising edge of the RESET* signal. The level determines whether to boot from a device with 16-bit or 32-bit width. Supplying "high" lets the TMPR3916F boot from a 16-bit device.
	BE[3:0]*	Byte Enable output pins
		The byte enable signals are used to select the bytes within the word, which are accessed by the current write or read access.
		The following list shows the relationship between byte enable signals and the valid bytes on the data bus.
		BE*[0] low => D[7:0] valid
		BE*[1] low => D[15:8] valid
		BE*[2] low => D[23:16] valid
		BE*[3] low => D[31:24] valid
	D[31:0]	Data input/output pins
	RD*	The RD* signal is asserted during a read access to the external bus interface.
	WR*	The WR* signal is asserted during a write access to the external bus interface.
	LAST*	The LAST* signal is asserted if the final data of the current bus operation is read or written.
	BSTART*	The BSTART* signal is asserted for one cycle at the beginning of an external bus interface access.
	BURST*	The BURST* signal indicates that the current access is a burst access.
	BUSERR*	Bus operation input pin.
		If an error occurs during the current transaction the external device has the opportunity to signal this event to the TMPR3916F by asserting the BUSERR* signal. Thereupon the TMPR3916F will finish the access and will create a bus -error exception.
	ACK*	Acknowledge signal input pin.
		During a read access the external device acknowledges data-transfers of a transaction by asserting the ACK* signal. The data on the external bus interface will be sampled on the rising edge of system clock.
		During a write access the external device signals the TMPR3916F that the data was captured by asserting the ACK* signal. The TMPR3916F will complete the transaction.
	RESET*	If a low level is applied to the RESET* signal the chip will go into the reset state.
Clock Generator	XTAL1	Input pin for the crystal.
	XTAL2	Feedback output pin for the crystal.
	SYSCLK	Output of system clock, which is the reference clock for bus operation.
	PLLOFF*	Master clock switching pin. Inputting a "High" signal to this pin uses the built-in PLL circuit as the master clock. Master clock frequency is eight times the external clock. Inputting a low signal to this pin halts the built-in PLL circuit oscillation and uses the external clock as master clock.
	CLKEN	The clock enable pin enables supply of crystal input to internal PLL. This signal is high active.
SDRAM	CS1*	Chip select 1* signal for the external SDRAM device.
	CS0*	Chip select 0* signal for the external SDRAM device.
	RAS*	The three signals row access strobe (RAS*), column access strobe
	UAS* WF*	(UAS*) and write enable (VVE*) are used to supply the SDRAM with commands
	CKF	The clock enable pin is an output to SDRAM used for power saving
		purposes.

Classification	Pin Name	Pin Function
MC	CS5*	The chip select signal 5 will be asserted if an access to the address range specified in the RCCR5 register will take place.
	CS4*	The chip select signal 4 will be asserted if an access to the address range specified in the RCCR4 register will take place.
	CS3*	The chip select s ignal 3 will be asserted if an access to the address range specified in the RCCR3 register will take place.
	CS2*	The chip select signal 2 will be asserted if an access to the address range specified in the RCCR2 register will take place.
GDC	HSYNC*	Horizontal sync signal input/output pin.
	VSYNC*/CSYNC*	Vertical sync signal input/output pin or the composite sync signal output pin.
		The composite sync signal is the logic EX-NOR (exclusive nor) operation on signals HSYNC* and VSYNC*
	HDISP	While the viewable area of the current line is output by the GDC the HDISP is set to logic one. Data can be read with one cycle latency to this signal.
	DOTCLK	Dot clock input/output pin. The dot clock is the reference clock for the display. This clock is either input to or output by the TMPR3916F.
	PIO15/Digital R Out[5] PIO14/Digital R Out[4] PIO13/Digital R Out[3] PIO12/Digital R Out[2] PIO11/Digital R Out[1]	The general purpose input/output signals PIO11 to PIO15 (5bit) can be switched in that way that the red intensity of the current pixel is output. PIO15/Digital R Out[5] is the MSB.
	PIO10/Digital G Out[5] PIO9/Digital G Out[4] PIO8/Digital G Out[3] PIO7/Digital G Out[2] PIO6/Digital G Out[1]	The general purpose input/output signals PIO6 to PIO10 (5 bit) can be switched in that way that the green intensity of the current pixel is output. PIO10/Digital G Out[5] is the MSB.
	PIO5/Digital B Out[5] PIO4/Digital B Out[4] PIO3/Digital B Out[3] PIO2/Digital B Out[2] PIO1/Digital B Out[1] PIO0/Digital B Out[0]	The general purpose input/output signals PIO0 to PIO5 (6 bit) can be switched in that way that the blue intensity of the current pixel is output. PIO5/Digital B Out[5] is the MSB.
	ROUT GOUT	Output pins for the three primary color video (analog) signals used as color source for display.
	BOUT	ROUT is the red video signal output pin, GOUT the green and BOUT the blue. All these signal are analog signals output by the VIEWDAC.
	VBS	This terminal is used for noise rejection of DAC's current adjustment bias. It is recommended to connect a capacitance of 0.1*F to the ground.
	VREF	External voltage reference bias input for the digital-to-analog converter.
	FSADJ	Current-mirror output. This pin is used to set the current level in the DAC outputs via an internal current-mirror. This pin is usually connected to ground via a 745 Ohm resistor.
DMAC	DREQ0	External DMA request signal.
	DACK0	DMA acknowledge signal output pin.
TXCAN	TX(CAN1)	Transmit pin of CAN channel 1
	RX(CAN1)	Receive pin of CAN channel 1
	TX(CAN0)	Transmit pin of CAN channel 0
	RX(CAN0)	Receive pin of CAN channel 0
TXSEI	PIO18/TX(SEI)/TX(SIO0)	In master mode this pin is the data output of the SEI interface. In slave mode this is the data input pin of the SEI interface.
	PIO17/RX(SEI)/RX(SIO0)	In master mode this pin is the data input pin of the TXSEI device. In slave mode this pin is the data output.
	PIO16/CLK(SEI)/CLK(SIO)	In master mode the clock is output during transmission from the TXSEI module. In slave mode the clock is received from the device the TMPR3916F is communicating with.

Classification	Pin Name	Pin Function
TXSEI	PIO19/SSᆙ(SEI)/CLK(SIO1)	When the TXSEI module is configured as a slave the SSI* (slave-select-input) signal shows that the TXSEI module is accessed in the current transfer.
		In master mode this pin can be used to check the bus for a second master on the bus. By definition more than one master is not allowed because such a configuration might damage the circuits!
	PIO22/SSO*(SEI)/RTS*(SIO1)	During master mode the SSO* (slave select output) is used to enable the outputs of an SEI device connected to the TMPR3916F.
UART	PIO29/TX(SIO3) PIO25/TX(SIO2) PIO21/TX(SIO1) PIO18/TX(SEI)/TX(SIO0)	Serial data transmit (output) pin.
	PIO28/RX(SIO3) PIO24/RX(SIO2) PIO20/RX(SIO1) PIO17/RX(SEI)/RX(SIO0)	Serial data receive (input) pin.
	PIO26/RTS*(SIO2) PIO22/SSO*(SEI)/RTS*(SIO1)	Request to send signal output pin.
	PIO27/CTS*(SIO2) PIO23/CTS*(SIO1)	Clear to send signal output pin.
	PIO19/SSI*(SEI)/CLK(SIO1) PIO16/CLK(SEI)/CLK(SD0)	UART clock output for synchronous transfer mode
PORT	PIO[29:0]	30-bit parallel I/O port pins.
INTC	EXT[2:0]*	Interrupt request signal input pins.
	NMI*	Non-maskable interrupt signal input pin.
		If this signal is asserted the TX39 core jumps to the non-maskable-interrupt service routine.
DSU	dclk	Debug clock
		This pin outputs a clock for a real time debug system.
	pcst[2:0]	PC trace status Outputs PC trace status information and the mode of the serial monitor bus.
	sdao/tpc	Serial data and address Output / target PC
	dbge*	Debugger enable The external real time debug system signals to the DSU by asserting this pin, that it is connected.
	sdi/dint*	Serial data input / debug interrupt
	dreset*	Debug reset
		A reset input for a real-time debug system. When dreset* is asserted, the debug support unit (DSU) is initialized.
TEST	test0	This pin is used for manufacturing test purposes. For regular operation this pin must be tied to zero. Otherwise the TMPR3916F and connected devices may be damaged.

Appendix A. Register Overview of TMPR3916F

Classification	Address	Register Name	Function
UART	1C00 0000H	SILCR0	SIO Control Register (CH0)
	1C00 0004H	SIDICR0	SIO Interrupt Control Register (CH0)
	1C00 0008H	SIDISR0	SIO Interrupt Status Register (CH0)
	1C00 000CH	SISCISR0	SIO Status Change Register (CH0)
	1C00 0010H	SIFCR0	SIO FIFO Control Register (CH0)
	1C00 0014H	SIFLCR0	SIO Flow Control Register (CH0)
	1C00 0018H	SIBGR0	SIO Baud Rate Control Register (CH0)
	1C00 001CH	SITFIF00	SIO Transmit FIFO Register (CH0)
	1C00 0020H	SIRFIF00	SIO Receive FIFO Register (CH0)
	1C00 0040H	SILCR1	SIO Control Register (CH1)
	1C00 0044H	SIDICR1	SIO Interrupt Control Register (CH1)
	1C00 0048H	SIDISR1	SIO Interrupt Status Register (CH1)
	1C00 004CH	SISCISR1	SIO Status Change Register (CH1)
	1C00 0050H	SIFCR1	SIO FIFO Control Register (CH1)
	1C00 0054H	SIFLCR1	SIO Flow Control Register (CH1)
	1C00 0058H	SIBGR1	SIO Baud Rate Control Register (CH1)
	1C00 005CH	SITFIF01	SIO Transmit FIFO Register (CH1)
	1C00 0060H	SIRFIF01	SIO Receive FIFO Register (CH1)
	1C00 0080H	SILCR2	SIO Control Register (CH2)
	1C00 0084H	SIDICR2	SIO Interrupt Control Register (CH2)
	1C00 0088H	SIDISR2	SIO Interrupt Status Register (CH2)
	1C00 008CH	SISCISR2	SIO Status Change Register (CH2)
	1C00 0090H	SIFCR2	SIO FIFO Control Register (CH2)
	1C00 0094H	SIFLCR2	SIO Flow Control Register (CH2)
	1C00 0098H	SIBGR2	SIO Baud Rate Control Register (CH2)
	1C00 009CH	SITFIF02	SIO Transmit FIFO Register (CH2)
	1C00 00A0H	SIRFIF02	SIO Receive FIFO Register (CH2)
	1C00 00C0H	SILCR3	SIO Control Register (CH3)
	1C00 00C4H	SIDICR3	SIO Interrupt Control Register (CH3)
	1C00 00C8H	SIDISR3	SIO Interrupt Status Register (CH3)
	1C00 00CCH	SISCISR3	SIO Status Change Register (CH3)
	1C00 00D0H	SIFCR3	SIO FIFO Control Register (CH3)
	1C00 00D4H	SIFLCR3	SIO Flow Control Register (CH3)
	1C00 00D8H	SIBGR3	SIO Baud rate Control Register (CH3)
	1C00 00DCH	SITFIF03	SIO Transmit FIFO Register (CH3)
	1C00 00E0H	SIRFIF03	SIO Receive FIFO Register (CH3)
TXSEI	1C00 8000H	SEMCR	SEI Master Control Register
	1C00 8004H	SECR0	SEI Control Register 0
	1C00 8008H	SECR1	SEI Control Register 1
	1C00 800CH	SEFS	SEI Inter Frame Space Register
	1C00 8010H	SESS	SEI Slave Select Space Register
	1C00 8014H	SESR	SEI Status Register
	1C00 8018H	SEDR	SEI Data Register
	1C00 801CH	SERS	SEI Read Start Register
TIMER	1C01 0000H		Free running counter of periodic timers
	1C01 0004H	IIIR	Timer Interval Time Register
	1C01 0008H	PWMVAL	compare value for PWM counter
MEMC	1C02 0010H	RCCR2	KUM Channel Control Register 2
	1C02 0014H	RCCR3	KUM Channel Control Register 3
	1C02 0018H	RCCR4	ROM Channel Control Register 4
	1C02 001CH	RCCR5	ROM Channel Control Register 5

Classification	Address	Register Name	Function
SDRAMC	1C02 8000H	DCCR	Configuration Register
	1C02 8004H	DCBA	Base Address Register
	1C02 8008H	DCAM	Address Mask Register
	1C02 800CH	DCTR	Timing Register
PORT	1C03 0000H	PA	PORT Data Register
	1C03 0004H	PACR	PORT Control Register
	1C03 0008H	PAL	PORT Interrupt Flag
	1C03 000CH	PALMX	PORT Edge Select for Interrupt
	1C03 0010H	PAMSK	PORT Interrupt Enable
	1C03 0014H	PAMUX	Output Select for PORT/ TXSEI/ UART
INTC	1C04 0000H	IRQR	Interrupt Request Register
	1C04 0004H	IMASKR	Interrupt Mask Register
	1C04 0008H	ILEXT	External Interrupt Detection Register
GDC	1C05 0000H	DCR	Display Control Register
	1C05 0010H	SARA	Start Address Register Layer A
	1C05 0014H	SARB	Start Address Register Layer B
	1C05 0018H	SARC	Start Address Register Layer C
	1C05 001CH	SARD	Start Address Register Layer D
	1C05 0020H	MWRA	Memory Width Register Layer A
	1C05 0024H	MWRB	Memory Width Register Layer B
	1C05 0028H	MWRC	Memory Width Register Layer C
	1C05 002CH	MWRD	Memory Width Register Layer D
	1C05 0030H	HTN	Horizontal Transfer Number
	1C05 0034H	HTND	Horizontal Transfer Number Layer D
	1C05 0038H	HDSER	Horizontal Display Start Register
	1C05 003CH	HDSERD	Horizontal Display Start Register Layer D
	1C05 0040H	HCR	Horizontal Cycle Register
	1C05 0044H	HSWR	Horizontal Synchronous Pulse Width
	1C05 0048H	VCR	Vertical Cycle Register
	1C05 004CH	VSWR	Vertical Synchronous pulse Width
	1C05 0050H	VDSR	Vertical Display Start Register
	1C05 0054H	VDSRD	Vertical Display Start Register layer D
	1C05 0058H	VDER	Vertical Display End Register
	1C05 005CH	VDERD	Vertical Display End Register layer D
	1C05 0800H	CPLTA0	Color Palette Register layer A number 0
	1C05 0BFCH	CPLTA255	Color Palette Register layer A number 255
	1C05 0C00H	CPLTB0	Color Palette Register layer B number 0
	1C05 0FFCH	CPLTB255	Color Palette Register layer B number 255
	1C05 0180H	CPLTC0	Color Palette Register layer C number 0
	1C05 01BCH	CPLTC15	Color Palette Register layer C number 15
	1C05 01C0H	CPLTD0	Color Palette Register layer D number 0
	1C05 01FCH	CPLTD15	Color Palette Register layer D number 15
DMAC	1C06 0000H	UDR0	Operation Definition Register 0
	1C06 0001H	CCR0	Channel Control Register 0
	1C06 0002H	CER0	Channel Error Register 0
	1C06 0003H	CSR0	Channel Status Register 0
	1C06 0004H	SAR0	Source Address Register 0
	1C06 0008H	DAR0	Destination Address Register 0
	1C06 000CH	BCR0	Byte Control Register 0
	1C06 0010H	ODR1	Operation Definition Register 1

Classification	Address	Register Name	Function
DMAC	1C06 0011H	CCR1	Channel Control Register 1
	1C06 0012H	CER1	Channel Error Register 1
	1C06 0013H	CSR1	Channel Status Register 1
	1C06 0014H	SAR1	Source Address Register 1
	1C06 0018H	DAR1	Destination Address Register 1
	1C06 001CH	BCR1	Byte Control Register 1
TXCAN	1C07 0000H	DPRAM0	Mailbox RAM (CH0)
	 1C07.00F0H		
	1C07 0100H	MCO	Mailbox Configuration Register (CH0)
	1C07 0104H	MD0	Mailbox Direction Register (CH0)
	1C07 0108H	TRS0	Transmit Request Set Register (CH0)
	1C07 010CH	TRR0	Transmit Request Reset Register (CH0)
	1C07 0110H	TA0	Transmission Acknowledge Register (CH0)
	1C07 0114H	AA0	Abort Acknowledge Register (CH0)
	1C07 0118H	RMP0	Receive Message Pending Register (CH0)
	1C07 011CH	RML0	Receive Message Lost Register (CH0)
	1C07 0120H	LAMO	Local Acceptance Mask Register (CH0)
	1C07 0124H	GAM0	Global Acceptance Mask Register (CH0)
	1C07 0128H	MCR0	Master Control Register (CH0)
	1C07 012CH	GSR0	Global Status Register (CH0)
	1C07 0130H	BCR10	Bit Configuration Register 1 (CH0)
	1C07 0134H	BCR20	Bit Configuration Register 2 (CH0)
	1C07 0138H	GIF0	Global Interrupt Flag Register (CH0)
	1C07 013CH	GIM0	Global Interrupt Mask Register (CH0)
	1C07 0140H	MBTIF0	Mailbox Transmit Interrupt Flag Register (CH0)
	1C07 0144H	MBRIF0	Mailbox Receive Interrupt Flag Register (CH0)
	1C07 0148H	MBIMO	Mailbox Interrupt Mask Register (CH0)
	1C07 014CH	CDR0	Change Data Request (CH0)
	1C07 0150H	RFP0	Remote Frame Pending Register (CH0)
	1C07 0154H	CEC0	CAN Error Counter Register (CH0)
	1C07 0158H	TSP0	Time Stamp Counter Prescaler (CH0)
	1C07 015CH	TSC0	Time Stamp Counter (CH0)
	1C07 8000H	DPRAM1	Mailbox RAM (CH1)
	 1C07 80F0H		
	1C07 8100H	MC1	Mailbox Configuration Register (CH1)
	1C07 8104H	MD1	Mailbox Direction Register (CH1)
	1C07 8108H	TRS1	Transmit Request Set Register (CH1)
	1C07 810CH	TRR1	Transmit Request Reset Register (CH1)
	1C07 8110H	TA1	Transmission Acknowledge Register (CH1)
	1C07 8114H	AA1	Abort Acknowledge Register (CH1)
	1C07 8118H	RMP1	Receive Message Pending Register (CH1)
	1C07 811CH	RML1	Receive Message Lost Register (CH1)
	1C07 8120H	LAM1	Local Acceptance Mask Register (CH1)
	1C07 8124H	GAM1	Global Acceptance Mask Register (CH1)
	1C07 8128H	MCR1	Master Control Register (CH1)
	1C07 812CH	GSR1	Global Status Register (CH1)
	1C07 8130H	BCR11	Bit Configuration Register 1 (CH1)
	1C07 8134H	BCR21	Bit Configuration Register 2 (CH1)
	1C07 8138H	GIF1	Global Interrupt Flag Register (CH1)
	1C07 813CH	GIM1	Global Interrupt Mask Register (CH1)
	1C07 8140H	MBTIF1	Mailbox Transmit Interrupt Flag Register (CH1)
	1C07 8144H	MBRIF1	Mailbox Receive Interrupt Flag Register (CH1)

Classification	Address	Register Name	Function
TXCAN	1C07 8148H	MBIM1	Mailbox Interrupt Mask Register (CH1)
	1C07 814CH	CDR1	Change Data Request (CH1)
	1C07 8150H	RFP1	Remote Frame Pending Register (CH1)
	1C07 8154H	CEC1	CAN Error Counter Register (CH1)
	1C07 8158H	TSP1	Time Stamp Counter Prescaler (CH1)
	1C07 815CH	TSC1	Time Stamp Counter (CH1)
CCR	1C08 0000H	CCR	Chip Configuration Register