PD-94529G

International TOR Rectifier

HYBRID - HIGH RELIABILITY RADIATION HARDENED DC-DC CONVERTER

Description

The ART Series of three output DC-DC converters are designed specifically for use in the hostile radiation environments characteristic of space and weapon systems. The extremely high level of radiation tolerance inherent in the ART design is the culmination of extensive research, thorough analysis and testing and of careful component selection. Many of the proven circuit design features characterizing the International Rectifier standard product line were adapted for incorporation into the ART topology. Capable of uniformly high performance over long term exposures in radiation intense environments, this series sets the standard for distributed power systems demanding high performance and reliability.


The ART converters are hermetically sealed in a rugged, low profile package utilizing copper core pins to minimize resistive DC losses. Long-term hermeticity is assured through use of parallel seam welded lid attachment along with International Rectifier's rugged ceramic pin-to-package seal. Axial orientation of the leads facilitates preferred bulkhead mounting to the principal heat-dissipating surface.

Manufactured in a facility fully qualified to MIL-PRF-38534, these converters are fabricated utilizing DLA qualified processes. For available screening options, refer to device screening table in the data sheet.

Variations in electrical, mechanical and screening specifications can be accommodated. Contact IR San Jose for special requirements.

ART28XXT SERIES

28V Input, Triple Output



Features

- Total Dose > 100 krad (Si), 2:1margin
- SEE Hardened to LET up to 83 Mev.cm²/mg
- Output Power Range 3 to 30 Watts
- 19 to 50 Volt Input Range
- Input Undervoltage Lockout
- High Electrical Efficiency > 83%
- Full Performance from -55°C to +125°C
- Continuous Short Circuit and Overload Protection
- 12.8 W/in³ Output Power Density
- True Hermetic Package
- External Inhibit Port
- Externally Synchronizable
- Fault Tolerant Design
- 5V, ±12V or ±15 V Outputs Available
- Standard Microcircuit Drawings Available

SPECIFICATIONS

Absolute Maximum/Minimum Ratings Note 1		Recommended Operating Conditions Note 2		
Input voltage range	-0.5V to +80V	Input Voltage range +19V to +60V		
Minimum Output Current	5% maximum rated		+19V to +50V for full	
	current, any output		derating to MIL-STD-975	
Soldering temperature	300°C for 10 seconds	Output Power range	3.0W to 30W	
Storage temperature	-65°C to +135°C	Operating temperature	-55°C to +125°C	
			-55°C to +85°C for full	
			derating to MIL-STD-975	

Electrical Performance $-55^{\circ}\text{C} \le \text{T}_{\text{CASE}} \le +125^{\circ}\text{C}, \ \text{V}_{\text{IN}} = 28\text{V}, \ \text{C}_{\text{L}} = 0 \text{ unless otherwise specified.}$

Parameter	Symbol	Conditions		Min	Max	Units
Output voltage accuracy		I _{OUT} = 1.5Adc, T _C = +25°C	(main)	4.95	5.05	Vdc
Output voltage accuracy	V _{out}	I_{OUT} = ±250mAdc, T_{C} = +25°C ART I_{OUT} = ±250mAdc, T_{C} = +25°C ART		±11.50 ±14.50	±12.50 ±15.15	Vac
Output power Note 5	Pout	19 Vdc< V _{IN} < 50Vdc		3.0	30	W
Output current Note 5		10.\/do.+\/+E0\/do	(main)	150	3000	Al
Output current Note 5	I _{OUT}	19 Vdc< V _{IN} < 50Vdc	(dual)	75	750	mAdc
		150 mAdc < I _{OUT} < 3000 mAdc	(main)	-15	+15	
Line regulation Note 3	VR_{LINE}	19 Vdc< V _{IN} < 50Vdc				mV
		±75 mAdc < I _{OUT} < ±750 mAdc	(dual)	-60	+60	
		150 mAdc < I _{OUT} < 3000 mAdc	(main)	-180	+180	
Load regulation Note 4	VR_{LOAD}	19 Vdc< V _{IN} < 50Vdc				mV
		±75 mAdc < I _{OUT} < ±750 mAdc	(dual)	-300	+300	
			(main)	-10	+10	
Cross regulation Note 8	VR _{CROSS}	19 Vdc< V _{IN} < 50Vdc				mV
			(dual)	-500	+500	
		All conditions of Line, Load,	(main)	4.8	5.2	.,
Total regulation	VR	Cross Regulation, Aging, Temperature and Radiation ART2812(dual) ART2815(dual)		±11.1 ±13.9	±12.9 ±16.0	V
		I _{OUT} = minimum rated, Pin 3 open			250	
Input current	I _{IN}	Pin 3 shorted to pin 2 (disabled)			8.0	mA
Output ripple voltage Note 6	V_{RIP}	19 Vdc< V _{IN} < 50Vdc I _{OUT} = 3000 mAdc (main), ±500 mAdc (dual)			70	$mV_{p.p}$
Input ripple current Note 6	I _{RIP}	19 Vdc< V _{IN} < 50Vdc I _{OUT} = 3000 mAdc (main), ±500 mA	dc (dual)		100	mA _{p.p}
Switching frequency	Fs	Sychronization input open. (pin 6)		225	275	KHz
Efficiency	Eff	I _{OUT} = 3000 mAdc (main), ±500 mA	dc (dual)	83		%

For Notes to SPECIFICATIONS, refer to page 3

Electrical Performance (Continued)

Parameter	Symbol	Conditions		MIN	MAX	Units
Enable Input open circuit voltage drive current (sink) voltage range				3.0 0.1 -0.5	5.0 50.0	V mA V
Synchronization Input frequency range pulse high level pulse low level pulse rise time pulse duty cycle		External clock signal on Sync. input (pin 4)		225 4.5 -0.5 40 20	310 10.0 0.25	KHz V V V/µs %
Synchronization Output pulse high level pulse low level		Signal compatible with synchroniz	zation input	3.7 0.0	4.3 0.25	v
Power dissipation, load fault	P _D	Short circuit, any output			16	W
Output response to step load changes Notes 7, 11	V _{TLD}	10% Load to/from 50% load 50% Load to/from 100% load		-200 -200	200 200	mV _{PK}
Recovery time from step load changes Notes 11, 12	T _{TLD}	10% Load to/from 50% load 50% Load to/from 100% load			200 200	μs
Output response to step line changes Notes 10, 11	V _{TLN}	I_{OUT} = 3000 mAdc V_{IN} = 19 V to/from 50 V I_{OUT} = ±500 mAdc	(main) (dual)	-350 -1050	350 1050	mV _{PK}
Recovery time from step line changes Notes 10, 11,13	T _{TLN}	I_{OUT} = 3000 mAdc V_{IN} = 19 V to/from 50 V I_{OUT} = ±500 mAdc	(main) (dual)		500 500	μs
Turn on overshoot	Vos	I _{OUT} = minimum and full rated	(main) (dual)		100 500	mV
Turn on delay Note 14	T _{DLY}	I _{OUT} = minimum and full rated		5.0	20	ms
Capacitive load Notes 9, 10	CL	No effect on DC performance	(main) (dual)		500 100	μF
Isolation	ISO	500VDC Input to Output or any pi (except pin 12)	n to case	100		МΩ

Notes to SPECIFICATIONS

- Operation outside absolute maximum/minimum limits may cause permanent damage to the device. Extended operation at the limits may permanently degrade performance and affect reliability.
- 2. Device performance specified in Electrical Performance table is guaranteed when operated within recommended limits. Operation outside recommended limits is not specified.
- 3. Parameter measured from 28V to 19 V or to 50V while loads remain fixed.
- 4. Parameter measured from nominal to minimum or maximum load conditions while line remains fixed.
- 5. Up to 750 mA is available from the dual outputs provided the total output power does not exceed 30W.
- 6. Guaranteed for a bandwidth of DC to 20MHz. Tested using a 20KHz to 2MHz bandwidth.
- 7. Load current is stepped for output under test while other outputs are fixed at half rated load.
- 8. Load current is fixed for output under test while other output loads are varied for any combination of minimum to maximum.
- 9. A capacitive load of any value from 0 to the specified maximum is permitted without comprise to DC performance. A capacitive load in excess of the maximum limit may interfere with the proper operation of the converter's short circuit protection, causing erratic behavior during turn on.
- 10. Parameter is tested as part of design characterization or after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified in the table.
- Load transient rate of change, di/dt ≤ 2 A/µSec.
- 12. Recovery time is measured from the initiation of the transient to where V_{out} has returned to within $\pm 1\%$ of its steady state value.
- 13. Line transient rate of change, $dv/dt \le 50 \text{ V/}\mu\text{Sec.}$
- 14. Turn on delay time is for either a step application of input power or a logical low to high transition on the enable pin (pin 3) while power is present at the input.

Group A Tests V_{IN} = 28Volts, C_{L} =0 unless otherwise specified.

Test	Symbol	Conditions unless otherwise specified	Group A Subgroups	MIN	MAX	Units	
	.,	I _{OUT} = 1.5 Adc (main)	1, 2, 3	4.95	5.05	.,	
Output voltage accuracy	V _{OUT}	$I_{OUT} = \pm 250 \text{mAdc}$ ART2812(dual) $I_{OUT} = \pm 250 \text{mAdc}$ ART2815(dual)	1, 2, 3 1, 2, 3	±11.70 ±14.50	±12.30 ±15.15	V	
Output power Note 1	Pout	V _{IN} = 19 V, 28V, 50 V	1, 2, 3	3.0	30	W	
Output current	Іоит	(main) V _{IN} 19 V, 28V, 50 V	1, 2, 3	150	3000	mA	
Note 1		(dual)	1, 2, 3	75	500		
Output regulation Note 4	VR	I _{OUT} = 150, 1500, 3000mAdc (main) V _{IN} = 19 V, 28V, 50 V	1, 2, 3	4.8	5.2	V	
Caspat Togalation Title T		$I_{OUT} = \pm 75, \pm 310, \pm 625 \text{mAdc}$ 2812(dual) $I_{OUT} = \pm 75, \pm 250, \pm 500 \text{mAdc}$ 2815(dual)	1, 2, 3 1, 2, 3	±11.1 ±14.0	±12.9 ±15.8		
		I _{OUT} = minimum rated, Pin 3 open	1, 2, 3		250		
Input current	I _{IN}	Pin 3 shorted to pin 2 (disabled)	1, 2, 3		8.0	mA	
Output ripple Note 2	V _{RIP}	V _{IN} = 19 V, 28V, 50 V I _{OUT} = 3000mA main, ±500mA dual	1, 2, 3		70	mV _{P-P}	
Input ripple Note 2	I _{RIP}	V _{IN} = 19 V, 28V, 50 V I _{OUT} = 3000mA main, ±500mA dual	1, 2, 3		100	mA _{P-P}	
Switching frequency	Fs	Synchronization pin (pin 6) open	4, 5, 6	225	275	KHz	
Efficiency	Eff	I _{OUT} = 3000mA main, ±500mA dual	1 2, 3	83 81		%	
Power dissipation, load fault	P _D	Short circuit, any output	1, 2, 3		16	W	
Output response to step	.,	10% Load to/from 50% load	4, 5, 6	-200	200	.,	
load changes Notes 3, 5	V _{TL}	50% Load to/from 100% load	4, 5, 6	-200	200	mV _{PK}	
Recovery time from step	_	10% Load to/from 50% load	4, 5, 6		200		
load changes Notes 5, 6	T _{TL}	50% Load to/from 100% load	4, 5, 6		200	μs	
	.,	(main)	4, 5, 6		100	.,	
Turn on overshoot	Vos	I _{OUT} = minimum and full rated (dual)	4, 5, 6		500	mV	
Turn on delay Note 7	T _{DLY}	I _{OUT} = minimum and full rated	4, 5, 6	5.0	20	ms	
Isolation	ISO	500VDC Input to output or any pin to case (except pin 12)	1	100		МΩ	

Notes to Group A Test Table

- 1. Parameter verified during dynamic load regulation tests.
- 2. Guaranteed for DC to 20 MHz bandwidth. Test conducted using a 20KHz to 2MHz bandwidth.
- 3. Load current is stepped for output under test while other outputs are fixed at half rated load.
- 4. Each output is measured for all combinations of line and load. Only the minimum and maximum readings for each output are recorded.
- $5. \qquad \text{Load step transition time} \geq 10 \mu S.$
- 6. Recovery time is measured from the initiation of the transient to where V_{out} has returned to within ±1% of its steady state value.
- 7. Turn on delay time is tested by application of a logical low to high transition on the enable pin (pin 3) with power present at the input.
- 8. Subgroups 1 and 4 are performed at $+25^{\circ}\text{C}$, subgroups 2 and 5 at -55°C and subgroups 3 and 6 at $+125^{\circ}\text{C}$.

International

TOR Rectifier

ART28XXT SERIES

Radiation Performance

The radiation tolerance characteristics inherent in the ART28XXT converter are the direct result of a carefully planned ground-up design program with specific radiation design goals. After identification of the general circuit topology, a primary task of the design effort was selection of appropriate elements from the list of devices for which extensive radiation effects data was available. By imposing sufficiently large margins on those electrical parameters subject to the degrading effects of radiation, designers were able to select appropriate elements for incorporation into the circuit. Known radiation data was utilized for input to PSPICE and RadSPICE in the generation of circuit performance verification analyses. Thus, electrical performance capability under all environmental conditions including radiation was well understood before first application of power to the inputs.

A principal design goal was a converter topology that, because of large design margins, had radiation performance essentially independent of normal elemental lot radiation

performance variations. In the few instances where such margins were not assured, element lots were selected from which die were fabricated (and characterized) as radiation hard devices so that realization of the design goals could be assured.

Completion of first article fabrication, screening and standard environmental testing was followed by radiation testing to confirm design goals. All design goals were met handily and in most cases exceeded by large margin. These test samples were built with elements that, with the foregoing exceptions, were *not* screened for radiation characteristics. Additional radiation tests on subsequent ART28XXT manufacturing lots provide continued confirmation of the soundness of the design goals as well as justification for the element selection criteria.

The following table specifies guaranteed minimum radiation exposure levels tolerated while maintaining specification limits.

Radiation Performance Characteristics

Test Inspection	Method		Тур	Unit
	MIL-PRF-883, Method 1019			
Total Ionizing Dose (Gamma)	Operating bias applied during exposure,			
	Full Rated Load, V _{IN} = 28V	200	300	Krads(Si)
Dose Rate (Gamma Dot)	MIL-STD-883, Method 1023			
Temporary Saturation	Operating bias applied during exposure,			Rads(Si)/sec
Survival	Full Rated Load, V _{IN} = 28V	4E10	1E11	
Neutron Fluence	MIL-STD-883, Method 1017	8E12	1E13	Neutrons/cm ²
	Heavy Ions (LET)			
Single Event Effects	Operating bias applied during exposure,			
SEU, SEL, SEGR, SEB	Full Rated Load, V _{IN} = 28V			MeV•cm ² /mg
	Test lab: Brookhaven National Laboratory,			
Tandem Van de Graaff Generator				

International Rectifier currently does not have a DLA Land and Maritime certified Radiation Hardness Assurance Program.


Standard Periodic Inspections on ART28XXT Series

As prescribed by MIL-PRF-38534 for Option 2

Inspection	Application	Quantity
Group A	Part of Screening on Each Unit	100%
Group B	Each Inspection Lot	5 units
Group C	First Inspection Lot or Following Class 1 Change	10 Units
Group D	In Line (Part of Element Evaluation)	

www.irf.com 5

Downloaded from: http://www.datasheetcatalog.com/



Circuit Description and Application Information

The ART28XXT series of converters have been designed using a single ended forward switched mode converter topology. (refer to Figure I.) Single ended topologies enjoy some advantage in radiation hardened designs in that they eliminate the possibility of simultaneous turn on of both switching elements during a radiation induced upset; in addition, single ended topologies are not subject to transformer saturation problems often associated with double ended implementations.

The design incorporates a two-stage LC input filter to attenuate input ripple current. A low overhead linear bias regulator is used to provide bias voltage for the converter primary control logic and a stable, well regulated reference for the error amplifier. Output control is realized using a wide band discrete pulse width modulator control circuit incorporating a unique non-linear ramp generator circuit. This circuit helps stabilize loop gain over variations in line voltage for superior output transient response. Nominal conversion frequency has been selected as 250 KHz to maximize efficiency and minimize magnetic element size.

Output voltages are sensed using a coupled inductor and a patented magnetic feedback circuit. This circuit is relatively insensitive to variations in temperature, aging, radiation and manufacturing tolerances making it particularly well suited to radiation hardened designs. The control logic has been designed to use only radiation tolerant components, and all current paths are limited with series resistance to limit photo currents.

Other key circuit design features include short circuit protection, undervoltage lockout and an external synchronization port permitting operation at an externally set clock rate.

Operating Guidelines

The circuit topology used for regulating output voltages in the ART28XXT series of converters was selected for a number of reasons. Significant among these is the ability to simultaneously provide adequate regulation to three output voltages while maintaining modest circuit complexity. These attributes were fundamental in retaining the high reliability and insensitivity to radiation that characterizes device performance. Use of this topology dictates maintaining the minimum load specified in the electrical tables on each output. Operating the converter without a load on any output will result in peak charging to an output voltage well above the specified voltage regulation limits, potentially in excess of ratings, and should be avoided. Output load currents less than specification minimums will result in regulation performance that exceeds the limits presented in the tables. In most practical applications, this lower bound on the load range does not present a serious constraint; however the user should be mindfull of device performance when operated outside specified limits.

Thermal Considerations

The ART series of converters is capable of providing relatively high output power from a package of modest volume. The power density exhibited by these devices is obtained by combining high circuit efficiency with effective methods of heat removal from the die junctions. Good design practices have effectively addressed this requirement inside the device. However when operating at maximum loads, significant heat generated at the die junctions must be carried away by conduction from the base. To maintain case temperature at or below the specified maximum of 125°C, this heat can be transferred by attachment to an appropriate heat dissipater held in intimate contact with the converter base-plate.

Effectiveness of this heat transfer is dependent on the intimacy of the baseplate-heatsink interface. It is therefore suggested that a heat transferring medium possessing good thermal conductivity is inserted between the baseplate and heatsink. A material utilized at the factory during testing and burn-in processes is sold under the trade name of Sil-Pad[®] 400¹. This particular product is an insulator but electrically conductive versions are also available. Use of these materials assures optimum surface contact with the heat dissipater by compensating for minor surface variations. While other available types of heat conducting materials and thermal compounds provide similar effectiveness, these alternatives are often less convenient and are frequently messy to use.

A conservative aid to estimating the total heat sink surface area (AHEAT SINK) required to set the maximum case temperature rise (ΔT) above ambient temperature is given by the following expression:

$$A_{\text{HEAT SINK}} \approx \left\{ \frac{\Delta T}{80P^{0.85}} \right\}^{-1.43} - 5.94$$

where

 ΔT = Case temperature rise above ambient

$$P = \text{ Device dissipation in Watts} = P_{out} \left\{ \frac{1}{Eff} - 1 \right\}$$

As an example, assume that it is desired to maintain the case temperature of an ART2815T at +65°C or less while operating in an open area whose ambient temperature does not exceed +35°C; then

$$\Delta T = 65 - 35 = 35^{\circ}C$$

From the Specification Table, the worst case full load efficiency for this device is 80%; therefore the maximum power dissipation at full load is given by

$$P = 30 \bullet \left\{ \frac{1}{.80} - 1 \right\} = 30 \bullet (0.25) = 7.5 \text{W}$$

and the required heat sink area is

A HEAT SINK =
$$\left\{ \frac{35}{80 \bullet 7.5^{0.85}} \right\}^{-1.43} - 5.94 = 31.8 \text{ in}^2$$


Thus, a total heat sink surface area (including fins, if any) of approximately 32 in² in this example, would limit case rise to 35°C above ambient. A flat aluminum plate, 0.25" thick and of approximate dimension 4" by 4" (16 in² per side) would suffice for this application in a still air environment. Note that to meet the criteria, both sides of the plate require unrestricted exposure to the ambient air.

Inhibiting Converter Output

As an alternative to application and removal of the DC voltage to the input, the user can control the converter output by providing an input referenced, TTL compatible, logic signal to the enable pin 3. This port is internally pulled "high" so that when not used, an open connection on the pin permits normal converter operation. When inhibited outputs are desired, a logical "low" on this port will shut the converter down. An open collector device capable of sinking at least 100 μA connected to enable pin 3 will work well in this application.

A benefit of utilization of the enable input is that following initial charge of the input capacitor, subsequent turn-on commands will induce no uncontrolled current inrush.

Figure II. Enable Input Equivalent Circuit



¹Sil-Pad is a registered Trade Mark of Bergquist, Minneapolis, MN

International TOR Rectifier

Synchronization

Systems using multiple convertors may dictate operating the group at a common switching frequency. To accommodate this requirement, the ART28XXT converters include a synchronization input (pin 4). Topology is illustrated in Figure III.

An additional feature is a synchronization output (pin 5) permitting multiple ART28XX converters in a system to be synchronized to one of the converters in the set. See Figure IV.

Figure III. Synchronization Input Equivalent Circuit





Figure IV. Synchronization Output Equivalent Circuit



The sync input port permits synchronization of an ART converter to any compatible external frequency source operating in the band of 225 to 310 KHz. The synchronization input is edge triggered with synchronization initiated on the negative transition. This input signal should be a negative going pulse referenced to the input return and have a 20% to 80% duty cycle. Compatibility requires the negative transition time to be less than 100 ns with minimum pulse amplitude of +4.25 volts referred to the input return. In the absence of an external source, the converter will revert to its own internally set frequency. If external synchronization is not desired, the sync in pin may be left open (unconnected) permitting the converter to operate at its' own internally set frequency.

Output Load Fault Protection

An additional feature is a synchronization output (pin 5) permitting multiple Protection against overload or short circuit on any output is provided in the ART28XXT converter series. This protection is implemented by sensing primary switching current and, when a load fault condition is detected, pulse width is limited by the protection circuitry. The converter is able to operate continuously with a load fault witout damage or exceeding derating limits.

Parallel Operation

Although no special provision for forced current sharing has been incorporated in the ART28XXT series, multiple units may be operated in parallel for increased output power applications. The 5.0 volt outputs will typically share to within approximately 10% of their full load capability and the dual (±15 volt) outputs will typically share to within 50% of their full load. Load sharing is a function of the individual impedance of each output and the converter with the highest nominal set voltage will furnish the predominant load current.


Input Undervoltage Protection

A minimum voltage is required at the input of the converter to initiate operation. This voltage is set to a nominal value of 16.8 volts. To preclude the possibility of noise or other variations at the input falsely initiating and halting converter operation, a hysteresis of approximately 1.0 volts is incorporated in this circuit. The converter is guaranteed to operate at 19 Volts input under all specified conditions.

Input Filter

To attenuate input ripple current, the ART28XXT series converters incorporate a two-stage LC input filter. The elements of this filter comprise the dominant input load impedance characteristic, and therefore determine the nature of the current inrush at turn-on. The input filter circuit elements are as shown in Figure V.

Figure V. Input Filter Circuit




Additional Filtering

Although internal filtering is provided at both the input and output terminals of the ART28XX series, additional filtering may be desirable in some applications to accommodate more stringent system requirements.

While the internal input filter of Figure V keeps input ripple current below 100 mA $_{\rm p,p}$, an external filter may be applied to further attenuate this ripple to a level below the CE03 limits imposed by MIL-STD-461B. Figure VI is a general diagram of the International Rectifier filter module designed to operate in conjunction with the ART28XX series converters to provide that attenuation.

Figure VI. External Input EMI Filter




This circuit as shown in Figure VI is constructed using the same quality materials and processes as those employed in the ART28XX series converters and is intended for use in the same environments. This filter is fabricated in a complementary package style whose output pin configuration allows pin to pin connection between the filter and the converter. More complete information on this filter can be obtained from the ARF461 data sheet.

An external filter may also be added to the output where circuit requirements dictate extremely low output ripple noise. The output filter described by Figure VII has been characterized with the ART2815T using the values shown in the associated material list.

It is important to be aware that when filtering high frequency noise, parasitic circuit elements can easily dominate filter performance. Therefore, it is incumbent on the designer to exercise care when preparing a circuit layout for such devices. Wire runs and lengths should be minimized, high frequency loops should be avoided and careful attention paid to the construction details of magnetic circuit elements. Tight magnetic coupling will improve overall magnetic performance and reduce stray magnetic fields.

Figure VII. External Output Filter



- II 7 turns AWG21 bifilar on Mag Inc. core PN YJ-41 305-TC or equivalent.
- L2 7 turns AWG24 trifilar on Mag Inc. core PN YJ-41305-TC or equivalent.
- 13 4 turns AWG21 on Mag Inc. core PN MPP55048 or equivalent.
- L4 5 turns AWG21 bifilar on Mag Inc. core PN MPP55048 or equivalent
- C1-C5 2200pF type CKR ceramic capacitor.
 C6 170uF, 15V M39006/22-0514 Tantalum.
- C7. C8 25µF. 50V M39006/22-0568 Tantalum.

Measurement techniques can impose a significant influence on results. All noise measurements should be measured with test leads as close to the device output pins as physically possible. Probe ground leads should be kept to a minimum length.

Performance Characteristics (Typical @ 25°C)

Figure VIII. Efficiency vs Output Power for Three Line Voltages.






Figure IX. 5.0 V Output Regulation Limits
0.3 A load on ±15 V outputs



Mechanical Outline



Pin Designation

Pin#	Designation	Pin#	Designation
1	+ Input	9	-12/-15 Vdc Output
2	Input Return	10	+12/+15 Vdc Output Return
3	Enable	11	+12/+15 Vdc Output
4	Sync. In	12	Case Ground
5	Sync. Out	13	+5 Vdc Output
8	NC	14	+5 Vdc Output Return

Standard Microcircuit Drawing Equivalence Table

Standard Microcircuit Drawing Number	IR Standard Part Number		
5962-04234	ART2815T		
5962-04237	ART2812T		


Device Screening

Requirement	MIL-STD-883 Method	No Suffix ②	CK ②	EM
Temperature Range	_	-55°C to +85°C	-55°C to +85°C	-55°C to +85°C
Element Evaluation	MIL-PRF-38534	Class K	Class K	N/A
Non-Destructive Bond Pull	2023	Yes	Yes	N/A
Internal Visual	2017	Yes	Yes	0
Temperature Cycle	1010	Cond C	Cond C	Cond C
Constant Acceleration	2001, Y1 Axis	3000 Gs	3000 Gs	3000 Gs
PIND	2020	Cond A	Cond A	N/A
Dura la	1015	320 hrs @ 125°C	320 hrs @ 125°C	48 hrs @ 125°C
Burn-In		(2 x 160 hrs)	(2 x 160 hrs)	
Final Electrical	MIL-PRF-38534	-55°C, +25°C,	-55°C, +25°C,	-55°C, +25°C,
(Group A)	& Specification	+85°C	+85°C	+85°C
PDA	MIL-PRF-38534	2%	2%	N/A
Seal, Fine and Gross	1014	Cond A, C	Cond A, C	Cond A
Radiographic	2012	Yes	Yes	N/A
External Visual	2009	Yes	Yes	0

Notes:

- ① Best commercial practice.
- © CK is a DLA class K compliant without radiation performance. No Suffix is a radiation rated device but not available as a DLA quallified SMD per MIL-PRF-38534.

International Rectifier currently does not have a DLA certified Radiation Hardness Assurance Program.





WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 IR SAN JOSE: 2520 Junction Avenue, San Jose, California 95134, Tel: (408) 434-5000 Visit us at www.irf.com for sales contact information.

Data and specifications subject to change without notice. 08/2012