

CET

CEP10N65/CEB10N65 CEF10N65




N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

FEATURES

Type	V_{DSS}	$R_{DS(ON)}$	I_D	@ V_{GS}
CEP10N65	650V	0.85Ω	10A	10V
CEB10N65	650V	0.85Ω	10A	10V
CEF10N65	650V	0.85Ω	10A ^d	10V

- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead-free plating ; RoHS compliant.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit		Units
		TO-220/263	TO-220F	
Drain-Source Voltage	V_{DS}	650		V
Gate-Source Voltage	V_{GS}	± 30		V
Drain Current-Continuous @ $T_C = 25^\circ\text{C}$ @ $T_C = 100^\circ\text{C}$	I_D	10 6	10^d 6^d	A
Drain Current-Pulsed ^a	I_{DM}^e	40	40^d	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	200 1.3	60 0.4	W W/ $^\circ\text{C}$
Single Pulsed Avalanche Energy ^h	E_{AS}	542		mJ
Single Pulsed Avalanche Current ^h	I_{AS}	8.5		A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175		$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit		Units
Thermal Resistance, Junction-to-Case	R_{JC}	0.75	2.5	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction-to-Ambient	R_{JA}	62.5	65	$^\circ\text{C}/\text{W}$

This is preliminary information on a new product in development now .
Details are subject to change without notice .

Rev 3. 2012.Nov.
<http://www.cetsemi.com>



CEP10N65/CEB10N65 CEF10N65

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	650			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 650\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
		$V_{\text{DS}} = 520\text{V}, T_C = 125^\circ\text{C}$		10		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 30\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -30\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^b						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 5\text{A}$		0.71	0.85	Ω
Dynamic Characteristics ^c						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		1700		pF
Output Capacitance	C_{oss}			185		pF
Reverse Transfer Capacitance	C_{rss}			15		pF
Switching Characteristics ^c						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 300\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		38		ns
Turn-On Rise Time	t_r			73		ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			104		ns
Turn-Off Fall Time	t_f			28		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 480\text{V}, I_D = 10\text{A}, V_{\text{GS}} = 10\text{V}$		33		nC
Gate-Source Charge	Q_{gs}			10		nC
Gate-Drain Charge	Q_{gd}			10		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S ^f				10	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 10\text{A}$ ^g			1.4	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature .
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.
- d.Limited only by maximum temperature allowed .
- e.Pulse width limited by safe operating area .
- f.Full package $I_{\text{S(max)}} = 6\text{A}$.
- g.Full package V_{SD} test condition $I_S = 6\text{A}$.
- h. $L = 15\text{mH}, I_{\text{AS}} = 8.5\text{A}, V_{\text{DD}} = 50\text{V}, R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$

CEP

CEP10N65/CEB10N65 CEF10N65




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current

CEP
T

CEP10N65/CEB10N65 CEF10N65




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve