

•

General Description

The EC93C46A provides 1024 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 64 words of 16 bits each, when the ORG pin is connected to VCC and 128 words of 8 bits each when it is tied to ground. The EC93C46A is available in spacesaving PDIP-8, SOP-8, TSSOP-8, MSOP-8, and DFN-8 packages. The EC93C46A is enabled through the Chip Select pin (CS), and accessed via a 3-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK) signals. Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the data output pin DO. The WRITE cycle is completely self-timed and no separate erase cycle is required before write. The Write cycle is only enabled when it is in the Erase/Write Enable state. When CS is brought "high" following the initiation of a write cycle, the DO pin outputs the Ready/Busy status.

Features

- Low-voltage Operation - 1.7V (Vcc = 1.7V to 5.5V)
- **Three-wire Serial Interface**
- 2 MHz Clock Rate(5V) Compatibility
- Self-timed Write Cycle (5 ms max) .
 - High-reliability
 - Endurance: 1 Million Write Cycles - Data Retention: 100 Years
- PDIP-8, SOP-8, TSSOP-8, MSOP-8, and DFN-8 packages.

Pin Configuration



cs 🗖	10	8 🗖 Vcc
sк 🗖	2	7 🗖 DC
D1 🗖	3	
D0 🗖	4	

Top view

SS	0	P- 8	8	

cs 🗖	10	8	Vcc
ѕк 🗖	2	7	DC
D1 🗖	3	6	
D0 🗖	4	5	

Top view



MSOP-8

Top view

PDIP-8

Pin Name	Functions	
CS	Chip Select	
SK	Serial Data Clock	
DI	Serial Data Input	
DO	Serial Data Output	
GND	Ground	
Vcc	Power Supply	
ORG	Internal Organization	
DC	Don't Connect	

Vcc	8	1	cs
DC	7	2	SK
ORG	6	3	D1
GND	5	4	DO

Bottom view



Top view



Block Diagram



Notes: When the ORG pin is connected to VCC, the "x 16" organization is selected. When it is connected to ground, the "x 8" organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the "x 16" organization is selected.



Functional Descriptions

The EC93C46A is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic"1") followed by the appropriate op code and the desired memory address location.

Instruction	СD		Addr	ess	Da	ata	Commonto
instruction	30	OF Code	x8	x16	x8	x16	Comments
READ	1	10	A6 - A0	A5 - A0			Reads data stored in memory, at specified address
EWEN	1	00	11XXXXX	11XXXX			Write enable must precede all programming modes
ERASE	1	11	A6 - A0	A5 - A0			Erase memory location An - A0
WRITE	1	01	A6 - A0	A5 - A0	$D_7 - D_0$	D 15 – D 0	Writes memory location An - A0
ERAL	1	00	10XXXXX	10XXXX			Erases all memory locations. Valid only at Vcc = 4.5V to 5.5V
WRAL	1	00	01XXXXX	01XXXX	D7 – D0	D15 - D0	Writes all memory locations. Valid only at Vcc = 4.5V to 5.5V
EWDS	1	00	00XXXXX	00XXXX			Disables all programming instructions

Instruction set for the EC93C46A

Notes: The X's in the address field represent don't care values and must be clocked.

READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic "0") precedes the 8- or 16-bit data output string.

ERASE/WRITE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable(EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or VCC power is removed from the part.

ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical "1" state. The self-timed erase cycle starts once the ERASE instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). A logic "1" at pin DO indicates that the selected memory location has been erased, and the part is ready for another instruction.

WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle, tWP, starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). A logic "0" at DO indicates that programming is still in progress. A logic "1" indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the selftimed programming cycle, TWP.

ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic "1" state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). The ERAL instruction is valid only at VCC = $5.0V \pm 10\%$.



Function Descriptions

WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (TCS). The WRAL instruction is valid only at VCC = $5.0V \pm 10\%$.

ERASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time.

Ordering Information



Marking Information

Package Type	Part Number	Marking	Marking Information
SOP-8	EC93C46ANM1GX	020464	LILL is the last five numbers of water let number
TSSOP-8	EC93C46ANE1GX 93C46A	XXW/W/ is Date Code	
MSOP-8	EC93C46ANR1GX		T is tracking Code T-X
PDIP-8	EC93C46ANP1GX	1 1 V V V I	
DFN-8	EC93C46ANF2GX	C46A LLLL	LLLL is the last four numbers of wafer lot number

Available Package Types

Part Number	SOP-8	TSSOP-8	MSOP-8	DFN-8	PDIP-8
EC93C46A	V	V	V	V	V



Electrical Characteristics

Absolute Maximum Ratings

DC Supply Voltage	-0.3V to +6.5V
Louit / Output Voltago	CND = 0.21/to 1/0.010/21/
input / Output voltage	GND-0.3V 10 VCC+0.3V
Operating Ambient Temperature	-40℃ to +85℃
Storage Temperature	-65℃ to +150℃

Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, V cc = +1.7V to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
Vcc1	Supply Voltage	-		1.7	-	5.5	V
Vcc2	Supply Voltage		-	2.7	-	5.5	V
Vссз	Supply Voltage		-	4.5	-	5.5	V
laa	Supply Current	$\lambda = 5.0 \lambda$	Read at 1.0 MHz	-	0.5	2.0	mA
ICC	Supply Current	vcc = 5.0v	Write at 1.0 MHz	-	2	3.0	mA
SB1	Standby Current	Vcc = 1.7V	CS = 0V	-	-	1.0	μA
SB2	Standby Current	Vcc = 2.7V	CS = 0V	-	-	1.0	μA
SB3	Standby Current	Vcc = 5.0V	CS = 0V	-	-	1.0	μA
IIL(1)	Input Leakage	$V_{IN} = 0V$ to V_{CC}		-	0.1	1.0	μA
IIL(2)	Input Leakage	$V_{IN} = 0V$ to V_{CC}		-	2.0	3.0	μA
Iol	Output Leakage	$V_{IN} = 0V$ to V_{CC}		-	0.1	1.0	μA
VIL1(3)	Input Low Voltage	2.7V ≤ Vcc ≤ 5.5V		-0.3	-	0.8	V
VIH1(3)	Input High Voltage			2.0	-	Vcc+0.3	V
VIL2(3)	Input Low Voltage			-0.5	-	Vccx0.3	V
VIH2(3)	Input High Voltage	1.0V 2 V	$CC \leq Z.7V$	Vccx0.7	-	Vcc+0.3	V
VIL3(3)	Input Low Voltage	Vaa	-1 7\/	-0.5	-	Vccx0.2	V
VIH3(3)	Input High Voltage	Vcc=1.7V		Vccx0.7	-	Vcc+0.3	V
Vol1	Output Low Voltage	27///00/555//	IOL = 2.1 mA	-	-	0.4	V
Voh1	Output High Voltage	2.7 V 3 V CC 30.0 V	IOH = -0.4mA	2.4	-	-	V
Vol2	Output Low Voltage	1 7\/<\/0052 7\/	IOL = 0.15mA	-	-	0.2	V
Vон2	Output High Voltage	$1.7 \vee 2 \vee CC \geq 2.7 \vee$	$IOH = -100\mu A$	Vcc-0.2	-	-	V

Notes:

1. DI ${\scriptstyle \cdot}$ CS ${\scriptstyle \cdot}$ SK input pin

2. ORG input pin

3. VIL min and VIH max are reference only and are not tested.

Pin Capacitance

Applicable over recommended operating range from $T_A = 25$ °C, f = 1.0 MHz, V cc = +1.7V (unless otherwise noted)

Symbol	Test Conditions	Max	Unit	Conditions
COUT	Output Capacitance (DO)	5	pF	VOUT = 0V
CIN	Input Capacitance (CS, SK, DI,ORG)	5	pF	VIN = 0V



AC Characteristics

Applicable over recommended operating range from $T_A = -40$ °C to + 85°C, V cc = +1.7V to + 5.5V, C_L = 1 TTL Gate and 100pF (unless otherwise noted)

Symbol	Parameter	Test Condition		Min	Тур	Max	Units
fsк	4.5V ≤ V _{CC} ≤ 5		SVcc≤5.5V	0	-	2	MHz
	SK Clock Frequency	2.7V ≤ Vcc ≤ 5.5V		0	-	1	
		1.7V ≤	Vcc ≤ 5.5V	0	-	0.25	
		4.5V ≤ V _{CC} ≤ 5.5V		250	-	-	ns
tsкн	SK High Time	2.7V ≤ Vcc ≤ 5.5V		250		-	
		1.7V ≤ Vcc ≤ 5.5V		1000	-	-	
		4.5V ≤ Vcc ≤ 5.5V		250	-	-	ns
t sĸ∟	SK Low Time	2.7V ≤ Vcc ≤ 5.5V		250	-	-	
		1.7V ≤ Vcc ≤ 5.5V		1000	-	-	
		4.5V ≤ V _{CC} ≤ 5.5V		250	-	-	ns
tcs	Minimum CS Low Time	2.7V ≤ Vcc ≤ 5.5V		250	-	-	
		1.7V ≤ Vcc ≤ 5.5V		1000	-	-	
			$4.5V \le V_{CC} \le 5.5V$	50	-	-	
tcss	CS Setup Time	Relative to SK	2.7V ≤ Vcc ≤ 5.5V	50	-	-	ns
			1.7V ≤ Vcc ≤ 5.5V	200	-	-	
	DI Setup Time	Relative to SK	$4.5V \le V_{CC} \le 5.5V$	100	-	-	ns
tois			2.7V ≤ Vcc ≤ 5.5V	100		-	
			1.7V ≤ Vcc ≤ 5.5V	400	-	-	
tcsн	CS Hold Time	Relative to SK		0	-	-	ns
			$4.5V \le V_{CC} \le 5.5V$	100	-	-	
tын	DI Hold Time	Relative to SK	2.7V ≤ Vcc ≤ 5.5V	100	-	-	ns
			1.7V ≤ Vcc ≤ 5.5V	400	-	-	
			$4.5V \le V_{CC} \le 5.5V$	-	-	250	
tPD1	Output Delay to "1"	AC Test	2.7V ≤ Vcc ≤ 5.5V	-	-	250	ns
			$1.7V \le V_{CC} \le 5.5V$	-	-	1000	
	Output Delay to "0"	AC Test	$4.5V \le V_{CC} \le 5.5V$	-	-	250	
t PD0			$2.7V \le V_{CC} \le 5.5V$	-		250	ns
			$1.7V \le V_{CC} \le 5.5V$	-	-	1000	
	CS to Status Valid	AC Test	$4.5V \le V_{CC} \le 5.5V$	-	-	250	
tsv			$2.7V \le V_{CC} \le 5.5V$	-	-	250	ns
			$1.7V \le V_{CC} \le 5.5V$	-	-	1000	
to⊧	CS to DO in High Impedance	AC Test CS = VIL	$4.5V \le V_{CC} \le 5.5V$	-	-	100	ns
			$2.7V \le V_{CC} \le 5.5V$	-	-	100	
			$1.7V \le V_{CC} \le 5.5V$	-	-	400	
twp	Write Cycle Time	-	-	-	1.5	5	ms
Endurance ⁽¹⁾	5 0V 259°	-		1M	-	_	Write
	5.UV, 25 C			I IVI		-	Cycle

Notes: 1. This parameter is characterized and is not 100% tested.



Timing Diagrams

Synchronous Data Timing



Organization Key for Timing Diagrams

I/O	EC93C46A(1K)		
	X 16	X 8	
AN	A5	A6	
DN	D15	D7	



READ Timing



EWEN Timing



EWDS Timing



WRITE Timing





WRAL Timing



ERASE Timing









Mechanical Dimensions OUTLINE DRAWING PDIP - 8 Available package types : EC93C46A

Top View



End View





Section B - B



Base Metal

With Plating

SYMBOL	MIN	MAX	
A	3.60	4.00	
A1	0.51	-	
A2	3.10	3.50	
A3	1.50	1.70	
b	0.44	0.53	
b1	0.43	0.48	
В	1.52 BSC		
С	0.25	0.31	
c1	0.24	0.26	
D	9.05	9.45	
E1	6.15	6.55	
е	2.54 BSC		
eA	7.62 BSC		
eB	7.62	9.50	
eC	0	0.94	
L	3.00	-	



Mechanical Dimensions OUTLINE DRAWING SOP - 8 Available package types : EC93C46A

Top View



End View



Side View



SYMBOL	MIN	MAX	
А	1.35	1.75	
A1	0.10	0.25	
В	0.31	0.51	
С	0.17	0.25	
D	4.70	5.10	
E1	3.80	4.00	
E	5.79	6.20	
е	1.27 BSC		
L	0.40	1.27	
θ	0°	8°	



Mechanical Dimensions OUTLINE DRAWING TSSOP - 8 Available package types : EC93C46A

Top View



End View



Side View



SYMBOL	MIN	MAX	
D	2.80	3.20	
E	6.20	6.60	
E1	4.20	4.60	
А	-	1.20	
A2	0.80	1.15	
b	0.19	0.30	
е	0.65 BSC		
L	0.45	0.75	
L1	1.00 BSC		
θ	0°	8°	



Mechanical Dimensions OUTLINE DRAWING MSOP - 8 Available package types : EC93C46A

Top View



End View



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL	MIN	MAX	
A	-	1.10	
A1	0.05	0.15	
A2	0.75	0.95	
A3	0.30	0.40	
b	0.29	0.38	
b1	0.28	0.33	
С	0.15	0.20	
c1	0.14	0.16	
D	2.90	3.10	
E	4.70	5.10	
E1	2.90	3.10	
е	0.65	BSC	
L	0.40	0.70	
L1	0.95 BSC		
θ	0°	8°	

Side View



Section B -B





Mechanical Dimensions OUTLINE DRAWING DFN - 8 Available package types : EC93C46A



Side View





Bottom View





SYMBOL	MIN	MAX	
А	0.70	0.80	
A1	-	0.05	
b	0.18	0.30	
С	0.18	0.25	
D	1.90	2.10	
D2	1.50 REF		
e	0.50 BSC		
Nd	1.50 BSC		
Ш	2.90	3.10	
E2	1.60 BSC		
L	0.30	0.50	
h	0.20	0.30	

