BLP8G27-10

Power LDMOS transistor Rev. 1 — 24 August 2015

Product data sheet

1. **Product profile**

1.1 General description

10 W plastic LDMOS power transistor for base station applications at frequencies from 700 MHz to 2700 MHz.

Table 1. Application performance (multiple frequencies)

Typical RF performance at T_{case} = 25 °C; I_{Dq} = 110 mA; in a class-AB application circuit.

Test signal	f	I _{Dq}	V_{DS}	P _{L(AV)}	Gp	η_D	ACPR _{5M}
	(MHz)	(mA)	(V)	(dBm)	(dB)	(%)	(dBc)
Pulsed CW	2700	110	28	33	17	19	-
2-carrier W-CDMA [1]	2700	110	28	33	17	22	-47.3

^[1] Test signal: 2-carrier W-CDMA; carrier spacing = 5 MHz. PAR = 8.4 dB at 0.01 % probability on CCDF.

1.2 Features and benefits

- High efficiency
- Excellent ruggedness
- Designed for broadband operation
- Excellent thermal stability
- High power gain
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

- CDMA
- W-CDMA
- GSM EDGE
- MC-GSM
- LTE
- WiMAX



2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline	Graphic symbol [1]
1, 2, 7, 8, 9, 10, 15, 16	n.c.	40	44.40
3, 4, 5, 6	gate	16 9	11, 12
11, 12, 13, 14	drain		3, 4
exposed die-pad	source [2]	1 8 Transparent top view	5, 6 exposed die-pad lie-pad l

- [1] To be used in single ended applications only.
- [2] Connected to flange.

3. Ordering information

Table 3. Ordering information

Type number	Package	Package					
	Name	Description	Version				
BLP8G27-10		plastic thermal enhanced very thin small outline package; no leads;16 terminals; body $4\times6\times0.85$ mm	SOT1371-1				

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	65	V
V_{GS}	gate-source voltage		-0.5	+13	V
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		-	225	°C

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-c)}	thermal resistance from junction to case	$T_{case} = 80 ^{\circ}C; P_L = 2 W$	3.2	K/W

6. Characteristics

Table 6. DC characteristics

 $T_i = 25$ °C; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.18 \text{ mA}$	65	-	-	V
V _{GS(th)}	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_D = 18 \text{ mA}$	1.5	1.9	2.3	V
I _{DSS}	drain leakage current	V _{GS} = 0 V; V _{DS} = 28 V	-1.4	-	+1.4	μΑ
I _{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V}$	-	3.2	-	Α
I _{GSS}	gate leakage current	V _{GS} = 11 V; V _{DS} = 0 V	-	-	140	nA
g _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; I_{D} = 18 \text{ mA}$	-	160	-	mS
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}; I_D = 630 \text{ mA}$	-	1000	-	mΩ

Table 7. RF characteristics


A derivative functional RF test is performed in production. The performance as mentioned below is verified by design and characterization in an NXP class-AB application board.

Test signal: pulsed CW; δ = 10%; t_p = 100 μ s; V_{DS} = 28 V; I_{Dq} = 110 mA; T_{case} = 25 °C; f = 2140 MHz

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
G_p	power gain	$P_{L(AV)} = 2 W$	16	17	-	dB
η_{D}	drain efficiency	$P_{L(AV)} = 2 W$	17	19	-	%
P _{L(1dB)}	output power at 1 dB gain compression		10	-	-	W

7. Application information

7.1 Application circuit



Printed-Circuit Board (PCB): Rogers RO4350B; ϵ_{r} = 3.5; thickness = 0.508 mm; thickness copper plating = 35 μ m.

See Table 8 for list of components.


Fig 1. Component layout

Table 8. List of components
See Figure 1 for component layout.

Component	Description	Value	Remarks
C1	multilayer ceramic chip capacitor	10 μF	Murata
C2	multilayer ceramic chip capacitor	1 μF	Murata
C3	multilayer ceramic chip capacitor	15 pF	ATC 600F
C4	multilayer ceramic chip capacitor	2 pF	ATC 600F
C5	multilayer ceramic chip capacitor	1.3 pF	ATC 600F
C6	multilayer ceramic chip capacitor	0.5 pF	ATC 600F
C7	multilayer ceramic chip capacitor	1.8 pF	ATC 600F
C8	multilayer ceramic chip capacitor	0.3 pF	ATC 600F
C9	multilayer ceramic chip capacitor	0.9 pF	ATC 600F
R1	chip resistor	5.1 Ω	
R2	chip resistor	0 Ω	
Q1	transistor	-	BLP8G27-10

7.2 Graphical data


7.2.1 Pulsed CW



 V_{DS} = 28 V; I_{Dq} = 110 mA; T_{case} = 25 °C; δ = 10 %; t_p = 100 $\mu s.$

- (1) f = 2500 MHz
- (2) f = 2600 MHz
- (3) f = 2700 MHz


Fig 2. Power gain and drain efficiency as function of output power; typical values



 V_{DS} = 28 V; T_{case} = 25 °C; f = 2600 MHz; δ = 10 %; t_p = 100 μ s.

- (1) $I_{Dq} = 90 \text{ mA}$
- (2) $I_{Dq} = 110 \text{ mA}$
- (3) $I_{Dq} = 130 \text{ mA}$

Fig 3. Power gain and drain efficiency as function of output power; typical values



 V_{DS} = 28 V; I_{Dq} = 110 mA; f = 2600 MHz; δ = 10 %; t_p = 100 $\mu s.$


- (1) $T_{case} = -37 \, ^{\circ}C$
- (2) $T_{case} = +25 \, ^{\circ}C$
- (3) $T_{case} = +85 \, ^{\circ}C$

Fig 4. Power gain and drain efficiency as function of output power; typical values

BLP8G27-10

All information provided in this document is subject to legal disclaimers.


7.2.2 2-Carrier W-CDMA



 V_{DS} = 28 V; I_{Dq} = 110 mA; T_{case} = 25 °C; carrier spacing = 5 MHz; 46 % clipping; PAR = 8.4 dB at 0.01 % probability on CCDF.

- (1) f = 2500 MHz
- (2) f = 2600 MHz
- (3) f = 2700 MHz


Fig 5. Power gain and drain efficiency as function of output power; typical values



 $V_{DS}=28$ V; $I_{Dq}=110$ mA; $T_{case}=25$ °C; carrier spacing = 5 MHz; 46 % clipping; PAR = 8.4 dB at 0.01 % probability on CCDF.

- (1) f = 2500 MHz
- (2) f = 2600 MHz
- (3) f = 2700 MHz

Fig 6. Adjacent channel power ratio (5 MHz) as a function of average output power; typical values



 $V_{DS}=28$ V; $I_{Dq}=110$ mA; f=2600 MHz; carrier spacing = 5 MHz; 46 % clipping; PAR = 8.4 dB at 0.01 % probability on CCDF.

- (1) $T_{case} = -37 \, ^{\circ}C$
- (2) $T_{case} = +25 \, ^{\circ}C$
- (3) $T_{case} = +85 \, ^{\circ}C$

Fig 7. Adjacent channel power ratio (5 MHz) as a function of average output power; typical values

BLP8G27-10

Power LDMOS transistor

8. Test information

8.1 Ruggedness in class-AB operation

The BLP8G27-10 is capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: V_{DS} = 28 V; I_{Dq} = 110 mA; P_{L} = 2 W; frequency from 700 MHz to 2700 MHz.

9. Package outline




Fig 8. Package outline SOT1371-1 (HVSON16)

Power LDMOS transistor

10. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

11. Abbreviations

Table 9. Abbreviations

Acronym	Description
CCDF	Complementary Cumulative Distribution Function
CDMA	Code Division Multiple Access
CW	Continuous Wave
EDGE	Enhanced Data rates for GSM Evolution
ESD	ElectroStatic Discharge
GSM	Global System for Mobile Communication
LDMOS	Laterally Diffused Metal-Oxide Semiconductor
LTE	Long Term Evolution
MC-GSM	Multi Carrier GSM
PAR	Peak-to-Average Ratio
VSWR	Voltage Standing-Wave Ratio
W-CDMA	Wideband Code Division Multiple Access
WiMAX	Worldwide Interoperability for Microwave Access

12. Revision history

Table 10. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLP8G27-10 v.1	20150824	Product data sheet	-	-

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BLP8G27-10

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2015. All rights reserved.

BLP8G27-10

Power LDMOS transistor

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

Product data sheet



Power LDMOS transistor

15. Contents

1	Product profile
1.1	General description 1
1.2	Features and benefits
1.3	Applications
2	Pinning information 2
3	Ordering information 2
4	Limiting values
5	Thermal characteristics 2
6	Characteristics 3
7	Application information 4
7.1	Application circuit 4
7.2	Graphical data 5
7.2.1	Pulsed CW
7.2.2	2-Carrier W-CDMA 6
8	Test information 7
8.1	Ruggedness in class-AB operation 7
9	Package outline 8
10	Handling information 9
11	Abbreviations9
12	Revision history 9
13	Legal information 10
13.1	Data sheet status
13.2	Definitions
13.3	Disclaimers
13.4	Trademarks
14	Contact information 11
15	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.