

#### LPM3401 -20V/4.2A

## P-Channel Enhancement Mode Field Effect Transistor


## **General Description**

The LPM3401 is the P-channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application, notebook computer power management and other battery powered circuits where high-side switching.

## **Ordering Information**



### **Features**

- -20V/-4.2A,RDC(ON) $\leq 54m\Omega(typ.)$ @VGS=-2.5V
- -20V/-3.0A, RDC(ON) $\leq 60m\Omega(typ.)$ @VGS=-4.5V
- Super high density cell design for extremely low RDC(ON)
- SOT23 Package

### **Applications**


- Portable Media Players
- Cellular and Smart mobile phone
- LCD
- **DSC Sensor**
- Wireless Card


## **Marking Information**

Device	Marking	Package	Shipping
LPM3401B3F	A1XXX	SOT23-3	3K/REEL

XXX: The production cycle and the batch.

## **Pin Configurations**





SOT23L(Top View)



## **Functional Pin Description**

Parameter		Symbol	Maximum	Units	
Drain-Source Voltage		$V_{DS}$	-20	V	
Gate-Source Voltage		$V_{GS}$	±8	V	
Continuous Drain	T <sub>A</sub> =25°C		-4.0		
Current <sup>A</sup>	T <sub>A</sub> =70°C	I <sub>D</sub>	-3.5	A	
Pulsed Drain Current <sup>B</sup>		I <sub>DM</sub>	-30	1	
	T <sub>A</sub> =25°C	Ь	1.4	١٨/	
Power Dissipation <sup>A</sup>	T <sub>A</sub> =70°C	$\neg P_D$	0.9	- W	
Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C	



### Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
STATIC PARAMETERS							
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =-250μA, V <sub>GS</sub> =0V	-20			V	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =-16V, V <sub>GS</sub> =0V			-1	μΑ	
		T <sub>J</sub> =55°C	;		-5		
ı	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±4.5V			±1	μΑ	
I <sub>GSS</sub>		V <sub>DS</sub> =0V, V <sub>GS</sub> =±8V			±10	μΑ	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}$ = $V_{GS}$ $I_D$ =-250 $\mu$ A	-0.3	-0.55	-1		
I <sub>D(ON)</sub>	On state drain current	$V_{GS}$ =-4.5 $V$ , $V_{DS}$ =-5 $V$	-25			Α	
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4A		35	43	mΩ	
R <sub>DS(ON)</sub> Statio		T <sub>J</sub> =125°C	>	48	60		
	Static Drain-Source On-Resistance	V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-4A		45	54	mΩ	
		V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-2A		56	73	mΩ	
		V <sub>GS</sub> =-1.5V, I <sub>D</sub> =-1A		70		mΩ	
<b>g</b> FS	Forward Transconductance	$V_{DS}$ =-5 $V$ , $I_{D}$ =-4 $A$		16		Ø	
$V_{SD}$	Diode Forward Voltage	I <sub>S</sub> =-1A,V <sub>GS</sub> =0V		-0.78	-1	V	
Is	I <sub>S</sub> Maximum Body-Diode Continuous Current				-2.2	Α	
DYNAMIC	CPARAMETERS		_	_			
C <sub>iss</sub>	Input Capacitance			1450		pF	
Coss	Output Capacitance	$V_{GS}$ =0V, $V_{DS}$ =-10V, f=1MHz		205		рF	
C <sub>rss</sub>	Reverse Transfer Capacitance			160		pF	
$R_g$	Gate resistance	$V_{GS}$ =0 $V$ , $V_{DS}$ =0 $V$ , f=1 $MHz$		6.5		Ω	
SWITCH	NG PARAMETERS	•	•	•	•		
$Q_g$	Total Gate Charge			17.2		nC	
$Q_{gs}$	Gate Source Charge	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-10V, I <sub>D</sub> =-4A		1.3		nC	
$Q_{gd}$	Gate Drain Charge			4.5		nC	
t <sub>D(on)</sub>	Turn-On DelayTime			9.5		ns	
t <sub>r</sub>	Turn-On Rise Time	$V_{GS}$ =-4.5V, $V_{DS}$ =-10V, $R_L$ =2.5 $\Omega$ ,		17		ns	
t <sub>D(off)</sub>	Turn-Off DelayTime	R <sub>GEN</sub> =3Ω		94		ns	
t <sub>f</sub>	Turn-Off Fall Time			35		ns	
t <sub>rr</sub>	Body Diode Reverse Recovery Time	I <sub>F</sub> =-4A, dI/dt=100A/μs		31		ns	
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =-4A, dI/dt=100A/μs		13.8		nC	



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





Fig 1: On-Region Characteristics (Note E)






Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)





Figure 6: Body-Diode Characteristics (Note E)



#### TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS






Figure 8: Capacitance Characteristics




Figure 9: Maximum Forward Biased Safe Operating Area (Note F)




Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)






Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)

# **Packaging Information**

### SOT-23 STANDARD PACKAGE OUTLINE



#### RECOMMENDED LAND PATTERN



UNIT: mm

SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
STMBOLS	MIN	NOM	MAX	MIN	NOM	MAX
A	0.75		1.17	0.030		0.046
A1	0.05	_	0.15	0.002		0.006
A2	0.70	0.85	1.02	0.028	0.033	0.040
b	0.30	_	0.50	0.012		0.020
c	0.08		0.20	0.003		0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
E	2.10		2.64	0.083		0.104
E1	1.20	1.30	1.40	0.047	0.051	0.055
e	0.95 BSC			0.037 BSC		
e1	1.90 BSC			0.075 BSC		
L	0.40	0.50	0.60	0.016	0.020	0.024
L1	0.54 REF			0.021REF		
L2	0.25			0.010		
θ1	00	_	80	00	_	80