

# Single Chip IEEE 802.11 b/g/n Network Controller with Integrated Bluetooth 4.0

#### PRELIMINARY DATASHEET

# **Description**

The Atmel® ATWINC3400 is a single chip IEEE® 802.11 b/g/n RF/Baseband/MAC network controller and Bluetooth® Low Energy (BLE) 4.0 optimized for low-power mobile applications. The ATWINC3400 supports single stream 1x1 802.11n mode providing up to 72Mbps PHY rate. The ATWINC3400 features fully integrated Power Amplifier, LNA, Switch, and Power Management. ATWINC3400 also features an on-chip microcontroller and integrated Flash memory for system software. Implemented in 65nm CMOS technology, the ATWINC3400 offers very low power consumption while simultaneously providing high performance and minimal bill of materials.

The ATWINC3400 utilizes highly optimized 802.11-BLE coexistence protocols. The ATWINC3400 provides multiple peripheral interfaces including UART, SPI, I<sup>2</sup>C, and SDIO. The only external clock sources needed for the ATWINC3400 is a high-speed crystal or oscillator with a wide range of reference clock frequencies supported (14-40MHz) and a 32.768kHz clock for sleep operation. The ATWINC3400 is available in QFN packaging.

#### **Features**

#### **IEEE 802.11**

- IEEE 802.11 b/g/n 20MHz (1x1) solution
- Single spatial stream in 2.4GHz ISM band
- Integrated PA and T/R Switch
- Superior Sensitivity and Range via advanced PHY signal processing
- Advanced Equalization and Channel Estimation
- Advanced Carrier and Timing Synchronization
- Wi-Fi Direct and Soft-AP support
- Supports IEEE 802.11 WEP, WPA, and WPA2 Security
- Supports China WAPI security
- Superior MAC throughput via hardware accelerated two-level A-MSDU/A-MPDU frame aggregation and block acknowledgement
- On-chip memory management engine to reduce host load
- SPI, SDIO, I<sup>2</sup>C, and UART host interfaces
- Operating temperature range of -40°C to +85°C
- Fast boot options:
  - On-Chip Boot ROM (firmware instant boot)
  - SPI flash boot (firmware patches and state variables)
  - Low-leakage on-chip memory for state variables

- Fast AP re-association (150ms)
- On-Chip Network Stack to offload MCU:
  - Integrated Network IP stack to minimize host CPU requirements
  - Network features: TCP, UDP, DHCP, ARP, HTTP, SSL, and DNS

#### BLE

- BLE 4.0
- Adaptive Frequency Hopping
- HCI (Host Control Interface) via high speed UART
- Integrated PA and T/R Switch
- Superior Sensitivity and Range
- UART host and audio interfaces



# **Table of Contents**

Des	scrip	tion		
Fea	ture	s		1
Tak	ole o	f Conte	ents	3
1	Ord	dering I	nformation and IC Marking	5
2	Blo	ck Diag	gram	5
3	Pin	out and	d Package Information	5
	3.1	Pin Des	scription	5
	3.2	Package	e Description	8
4	Ele	ctrical	Specifications	9
	4.1	Absolute	e Ratings	g
	4.2	Recomm	mended Operating Conditions	10
	4.3	DC Elec	ctrical Characteristics	10
5	Clo	cking	11	
	5.1	Crystal	Oscillator	11
	5.2	Low Po	wer Oscillator	12
6	СР	U and N	Memory Subsystems	12
	6.1		SOT	
	6.2	Memory	/ Subsystem	12
	6.3	Non-Vo	latile Memory (eFuse)	12
7	WL	AN Suk	osystem	13
	7.1	MAC		
		7.1.1	Features	13
		7.1.2	Description	14
	7.2	PHY		14
		7.2.1	Features	14
		7.2.2	Description	15
	7.3	Radio		15
			Receiver Performance	
		7.3.2	Transmitter Performance	16
8	BLI	E Subs	ystem	16
	8.1	BLE Ra	dio	17
		8.1.1	Receiver Performance	17
		8.1.2	Transmitter Performance	17
9	Ext	ernal Ir	nterfaces	18
	9.1	I <sup>2</sup> C Slav	/e Interface	19
	9.2	I <sup>2</sup> C Mas	ster Interface	20
	9.3	SPI Slav	ve Interface	21
	9.4	SPI Mas	ster Interface	23
	9.5	SDIO S	lave Interface	
	9.6	UART		26



9.7 GPIOs	2 <i>1</i>
Power Management	27
10.1 Power Architecture	27
10.2 Power Consumption	
10.2.1 Description of Device States	28
10.2.2 Current Consumption in Various Device States	29
10.2.3 Restrictions for Power States	
10.3 Power-Up/Down Sequence	30
10.4 Digital I/O Pin Behavior During Power-Up Sequences	31
Reference Design	31
Reference Design Guidelines	33
Reference Documentation and Support	33
Revision History	34
	10.1 Power Architecture




# 1 Ordering Information and IC Marking

Table 1-1. Ordering Details

Atmel Official Part Number (for ordering)	Package Type	IC Marking
ATWINC3400-MU-T	6x6 QFN in Tape and Reel	ATWINC3400

# 2 Block Diagram

Figure 2-1. ATWINC3400 Block Diagram



# 3 Pinout and Package Information

# 3.1 Pin Description

ATWINC3400 is offered in an exposed pad 40-pin QFN package. This package has an exposed paddle that must be connected to the system board ground. The QFN package pin assignment is shown in Figure 3-1. The color shading is used to indicate the pin type as follows:

- Green power
- Red analog
- Blue digital I/O
- Yellow digital input
- Grey unconnected or reserved

The ATWINC3400 pins are described in Table 3-1.



Figure 3-1. Pin Assignment




Table 3-1. Pin Description

Pin #	Pin Name	Pin Type	Description
1	VDDRF_RX	Power	Tuner RF RX Supply (see Section 10.1)
2	VDDAMS	Power	Tuner BB Supply (see Section 10.1)
3	VDDRF_TX	Power	Tuner RF TX Supply (see Section 10.1)
4	VDDBATT_PPA/PA	Power	Battery Supply for PA (see Section 10.1)
5	RFIOP	Analog	Wi-Fi/BLE Pos RF Differential I/O
6	RFION	Analog	Wi-Fi /BLE Neg RF Differential I/O
7	TEST_MODE	Digital Input	Test Mode – Customer Tie to GND
8	SDIO_SPI_CFG	Digital Input	Tie to VDDIO for SPI, GND for SDIO
9	GPIO_38	Digital I/O, Programmable Pull-Down	GPIO_38
10	GPIO_39	Digital I/O, Programmable Pull-Up	GPIO_39
11	GPIO_40	Digital I/O, Programmable Pull-Down	GPIO_40
12	GPIO_42	Digital I/O, Programmable Pull-Down	GPIO_42
13	RESETN	Digital Input	Active-Low Hard Reset
14	GPIO_16	Digital I/O, Programmable Pull-Up	GPIO_16/BLE UART Transmit Data Output
15	GPIO_15	Digital I/O, Programmable Pull-Up	GPIO_15/BLE UART Receive Data Input
16	GPIO_14	Digital I/O, Programmable Pull-Up	GPIO_14/BLE UART RTS output/I <sup>2</sup> C Slave Data



Pin #	Pin Name	Pin Type	Description
17	GPIO_13	Digital I/O, Programmable Pull-Up	GPIO_13/BLE UART CTS Input/I <sup>2</sup> C Slave Clock/Wi-Fi UART TXD Output
18	VDDC	Power	Digital Core Power Supply (see Section 10.1)
19	VDDIO_0	Power	Digital I/O Power Supply (see Section 10.1)
20	GPIO_3	Digital I/O, Programmable Pull-Up	GPIO_3/SPI Flash Clock Output
21	GPIO_4	Digital I/O, Programmable Pull-Up	GPIO_4/SPI Flash SSN Output
22	GPIO_5	Digital I/O, Programmable Pull-Up	GPIO_5/Wi-Fi UART TXD Output/SPI Flash TX Output (MOSI)
23	GPIO_6	Digital I/O, Programmable Pull-Up	GPIO_6/Wi-Fi UART RXD Input/SPI Flash RX Input (MISO)
24	VBATT_BUCK	Power	Battery Supply for DC/DC Converter (see Section 10.1)
25	VSW	Power	Switching Output of DC/DC Converter (see Section 10.1)
26	VREG_BUCK	Power	Core Power from DC/DC Converter (see Section 10.1)
27	CHIP_EN	Analog	PMU Enable
28	RTC_CLK	Digital I/O, Programmable Pull-Up	RTC Clock Input/GPIO_1/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART CTS Input
29	SD_CLK	Digital I/O, Programmable Pull-Up	SDIO Clock/GPIO_8/Wi-Fi UART RXD Input/BT UART CTS Input
30	SD_CMD/SPI_SCK	Digital I/O, Programmable Pull-Up	SDIO Command/SPI Clock
31	SD_DAT0/SPI_TXD	Digital I/O, Programmable Pull-Up	SDIO Data0/SPI TX Data
32	SD_DAT1/SPI_SSN	Digital I/O, Programmable Pull-Up	SDIO Data1/SPI Slave Select
33	VDDIO_1	Power	Digital I/O Power Supply (see Section 10.1)
34	SD_DAT2/SPI_RXD	Digital I/O, Programmable Pull-Up	SDIO Data2/SPI RX Data
35	SD_DAT3	Digital I/O, Programmable Pull-Up	SDIO Data3/GPIO_7/Wi-Fi UART TXD output/BT UART RTS Output
36	GPIO_17	Digital I/O, Programmable Pull-Down	GPIO_17
37	GPIO_18	Digital I/O, Programmable Pull-Down	GPIO_18
38	GPIO_19	Digital I/O, Programmable Pull-Down	GPIO_19
39	GPIO_20	Digital I/O, Programmable Pull-Down	GPIO_20
40	IRQN	Digital I/O, Programmable Pull-Up	Host Interrupt Request Output/Wi-Fi UART RXD Input/BT UART RTS Output
41	GPIO_21	Digital I/O, Programmable Pull-Up	GPIO_21/RTC Clock/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART RTS Output
42	HOST_WAKEUP	Digital I/O, Programmable Pull-Up	SLEEP Mode Control/Wi-Fi UART TXD output
43	XO_N	Analog	Crystal Oscillator N
44	XO_P	Analog	Crystal Oscillator P
45	VDD_SXDIG	Power	SX Power Supply (see Section 10.1)
46	VDD_VCO	Power	VCO Power Supply (see Section 10.1)
47	VDDIO_A	Power	Tuner VDDIO Power Supply (see Section 10.1)
48	TP_P	Analog	Test Pin/Customer No Connect
49	PADDLE VSS	Power	Connect to System Board Ground



# 3.2 Package Description


The ATWINC3400 QFN package information is provided in Table 3-2.


Table 3-2. QFN Package Information

Parameter	Value	Unit	Tolerance
Package Size	6x6	mm	±0.1mm
QFN Pad Count	48		
Total Thickness	0.85		±0.05mm
QFN Pad Pitch	0.40		
Pad Width	0.25	mm	
Exposed Pad size	4.7x4.7		

The ATWINC3400 48 QFN package view is shown in Figure 3-2.


Figure 3-2. QFN Package





ATWILC3400 QFN Package Top View

ATWILC3400 QFN Package Bottom View



ATWILC3400 QFN Package Side View



# 1. PACKAGE DIMENSIONS CONFORM TO JEDEC MO—220 (VJJE) 2. DIMENSIONING AND TOLERANCING CONFORM TO ASME Y 14.5M — 1994. 3. ALL DIMENSIONS ARE IN MILLIMETERS. ( ) IS REFERENCE. 4. MAXIMUM ALLOWABLE BURR SHALL NOT EXCEED 0.05MM. 5. LEAD NUMBERS START WITH THE #1 AND CONTINUE COUNTERCLOCKWISE TO LEAD #48 WHEN VIEWED FROM THE TOP. 6. LEAD WIDTH IS MEASURED BETWEEN 0.15MM AND 0.30MM FROM THE LEAD TIP.

#### **ATWILC3400 QFN Package Notes**

8. PIN #1 INDEX MUST BE INDICATED BY LASER MARK

The QFN package is a qualified Green Package.

# 4 Electrical Specifications

# 4.1 Absolute Ratings

Table 4-1. Absolute Maximum Ratings

Characteristic	Symbol	Min.	Max.	Unit
Core Supply Voltage	VDDC	-0.3	1.5	
I/O Supply Voltage	VDDIO	-0.3	5.0	
Battery Supply Voltage	VBATT	-0.3	5.0	V
Digital Input Voltage	Vin	-0.3	VDDIO	V
Analog Input Voltage	VAIN	-0.3	1.5	
ESD Human Body Model	VESDHBM	-1000, -2000 (see notes below)	+1000, +2000 (see notes below)	
Storage Temperature	TA	-65	150	°C
Junction Temperature			125	30
RF input power max			23	dBm

Notes: 1.  $V_{IN}$  corresponds to all the digital pins.

- 2. V<sub>AIN</sub> corresponds to the following analog pins: VDD\_RF\_RX, VDD\_RF\_TX, VDD\_AMS, RFIOP, RFION, XO\_N, XO\_P, VDD\_SXDIG, and VDD\_VCO.
- 3. For V<sub>ESDHBM</sub>, each pin is classified as Class 1, or Class 2, or both:
  - The Class 1 pins include all the pins (both analog and digital)
  - The Class 2 pins are all digital pins only
  - V<sub>ESDHBM</sub> is ±1kV for Class1 pins. V<sub>ESDHBM</sub> is ±2kV for Class2 pins



#### **Recommended Operating Conditions** 4.2

Table 4-2. **Recommended Operating Conditions** 

Characteristic	Symbol	Min.	Тур.	Max.	Unit
I/O Supply Voltage <sup>1</sup>	VDDIO	2.7	3.3	3.6	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Battery Supply Voltage <sup>2</sup>	VBATT	3.0	3.6	4.2	V
Operating Temperature		-40		85	°C

- Notes: 1. I/O supply voltage is applied to the following pins: VDDIO\_A, VDDIO.
  - 2. Battery supply voltage is applied to following pins: VDD\_BATT\_PPA, VDD\_BATT\_PA, VBATT\_BUCK.
  - 3. Refer to Section 10.1 and 11 for the details of power connections.

#### 4.3 **DC Electrical Characteristics**

Table 4-3 provides the DC characteristics for the ATWINC3400 digital pads.

Table 4-3. **DC Electrical Characteristics** 

Characteristic	Min.		Max.	Unit
Input Low Voltage V <sub>IL</sub>	-0.30		0.60	
Input High Voltage V <sub>IH</sub>	VDDIO-0.60		VDDIO+0.30	V
Output Low Voltage VoL			0.45	V
Output High Voltage V <sub>OH</sub>	VDDIO-0.50			
Input Low Voltage V <sub>IL</sub>	-0.30		0.63	
Input High Voltage V <sub>IH</sub>	VDDIO-0.60		VDDIO+0.30	V
Output Low Voltage VoL			0.45	V
Output High Voltage VoH	VDDIO-0.50			
Input Low Voltage V <sub>IL</sub>	-0.30		0.65	
Input High Voltage V <sub>IH</sub>	VDDIO-0.60		VDDIO+0.30 (up to 3.60)	V
Output Low Voltage V <sub>OL</sub>			0.45	V
Output High Voltage VoH	VDDIO-0.50			
Output Loading			20	
Digital Input Load			6	pF
Pad Drive Strength	8	13.5		mA



# 5 Clocking

# 5.1 Crystal Oscillator


Table 5-1. Crystal Oscillator Parameters


Parameter	Min.	Тур.	Max.	Unit
Crystal Resonant Frequency	12	26	40	MHz
Crystal Equivalent Series Resistance		50	150	Ω
Stability – Initial Offset1	-100		100	
Stability - Temperature and Aging	-25		25	ppm

Note 1. Initial offset must be calibrated to maintain ±25ppm in all operating conditions. This calibration is performed during final production testing.

The block diagram in Figure 5-1(a) shows how the internal Crystal Oscillator (XO) is connected to the external crystal. The XO has 5pF internal capacitance on each terminal XO\_P and XO\_N. To bypass the crystal oscillator with an external reference, an external signal capable of driving 5pF can be applied to the XO\_N terminal as shown in Figure 5-1(b).

Figure 5-1. XO Connections





(a) Crystal Oscillator is Used

(b) Crystal Oscillator is Bypassed

Table 5-2 specifies the electrical and performance requirements for the external clock.

Table 5-2. Bypass Clock Specification

Parameter	Min.	Max.	Unit	Comments
Oscillation frequency	12	32	MHz	Must be able to drive 5pF load @ desired frequency
Voltage swing	0.5	1.2	V <sub>pp</sub>	Must be AC coupled
Stability – Temperature and Aging	-25	+25	ppm	
Phase Noise		-130	dBc/Hz	At 10kHz offset
Jitter(RMS)		<1psec		Based on integrated phase noise spectrum from 1kHz to 1MHz



#### 5.2 Low Power Oscillator

ATWILC3400 requires an external 32.768kHz clock to be used for sleep operation, which is provided through Pin 28 or Pin 41. The frequency accuracy of the external clock has to be within ±200ppm.

# 6 CPU and Memory Subsystems

#### 6.1 Processor

ATWILC3400 has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.

# 6.2 Memory Subsystem


The APS3 core uses a 256KB instruction/boot ROM (160KB for 802.11 and 96KB for BLE) along with a 420KB instruction RAM (128KB for 802.11 and 292KB for BLE), and a 128KB data RAM (64KB for 802.11 and 64KB for BLE). In addition, the device uses a 160KB shared/exchange RAM (128KB for 802.11 and 32KB for BLE), accessible by the processor and MAC, which allows the processor to perform various data management tasks on the TX and RX data packets.

#### 6.3 Non-Volatile Memory (eFuse)

ATWILC3400 has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable memory can be used to store customer-specific parameters, such as 802.11 MAC address, BLE address, and various calibration information, such as TX power, crystal frequency offset, etc., as well as other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. The bit map of the first and last banks is shown in Figure 6-1. The purpose of the first 80 bits in bank 0 and the first 56 bits in bank 5 is fixed, and the remaining bits are general-purpose software dependent bits, or reserved for future use. Since each bank and each bit can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g., updating 802.11 MAC address or BLE address (this can be done by invalidating the last programmed bank and programming a new bank). Refer to ATWILC3400 Programming Guide for the eFuse programming instructions.



Figure 6-1. eFuse Bit Map



# 7 WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). The following two subsections describe the MAC and PHY in detail.

#### 7.1 MAC

#### 7.1.1 Features

The ATWILC3400 IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
  - Transmission and reception of aggregated MPDUs (A-MPDU)
  - Transmission and reception of aggregated MSDUs (A-MSDU)
  - Immediate Block Acknowledgement
  - Reduced Interframe Spacing (RIFS)
- Support for IEEE802.11i and WFA security with key management
  - WEP 64/128
  - WPA-TKIP
  - 128-bit WPA2 CCMP (AES)
- Support for WAPI security
- Advanced power management:
  - Standard 802.11 Power Save Mode
  - Wi-Fi Alliance WMM-PS (U-APSD)



- RTS-CTS and CTS-self support
- Supports either STA or AP mode in the infrastructure basic service set mode
- Supports independent basic service set (IBSS)

#### 7.1.2 Description

The ATWILC3400 MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated data path engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated data path engines are used to implement data path functions with heavy computational. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements.

Control functions which have real-time requirements are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/deaggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).

The MAC functions implemented solely in software on the microprocessor have the following characteristics:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing
- Functions with low computational load or without critical real-time requirements. Examples are authentication and association
- Functions which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling

#### 7.2 PHY

#### 7.2.1 Features

The ATWILC3400 IEEE802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, and 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12,18, 24, 36, 48, and 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, and 72.2Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection



#### 7.2.2 Description

The ATWILC3400 WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control.

#### 7.3 Radio

# 7.3.1 Receiver Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temperature: 25°C.

Table 7-1. Receiver Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,412		2,484	MHz
	1Mbps DSS		-98.0		
Sensitivity	2Mbps DSS		-95.0		dBm
802.11b	5.5Mbps DSS		-93.0		
	11Mbps DSS		-89.0		
	6Mbps OFDM		-90.6		
	9Mbps OFDM		-89.0		dBm
	12Mbps OFDM		-87.9		ubili
Sensitivity	18Mbps OFDM		-86.0		
802.11g	24Mbps OFDM		-83.0		
	36Mbps OFDM		-79.8		dBm
	48Mbps OFDM		-76.0		
	54Mbps OFDM		-74.3		
	MCS 0		-89.0		
	MCS 1		-86.9		
	MCS 2		-84.9		
Sensitivity 802.11n	MCS 3		-82.4		dBm
(BW=20MHz)	MCS 4		-79.2		UDIII
	MCS 5		-75.0		
	MCS 6		-73.2		
	MCS 7		-71.2		
	1-11Mbps DSS	-10	5		
Maximum Receive Signal Level	6-54Mbps OFDM	-10	-3		dBm
g	MCS 0 - 7	-10	-3		
Adjacent Channel	1Mbps DSS (30MHz offset)		50		dB



Parameter	Description	Min.	Тур.	Max.	Unit
Rejection	11Mbps DSS (25MHz offset)		43		
	6Mbps OFDM (25MHz offset)		40		
	54Mbps OFDM (25MHz offset)		25		
	MCS 0 – 20MHz BW (25MHz offset)		40		
	MCS 7 – 20MHz BW (25MHz offset)		20		

#### 7.3.2 **Transmitter Performance**

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C.

Table 7-2. **Transmitter Performance** 

Parameter	Description	Min.	Тур.	Max.	Unit	
Frequency		2,412		2,484	MHz	
	802.11b DSSS 1Mbps		20 <sup>1</sup>			
Output Power	802.11b DSSS 11Mbps		17 <sup>1</sup>		dBm	
	802.11g OFDM 6Mbps		16 <sup>1</sup>			
TX Power Accuracy			±1.5 <sup>2</sup>		dB	
Carrier Suppression			30.0		dBc	
Harmonic Output	2 <sup>nd</sup>		-125		dDm/Uz	
Power	3 <sup>rd</sup>		-125		dBm/Hz	

- Notes: 1. Measured at 802.11 spec compliant EVM/Spectral Mask.
  - 2. Measured at RF Pin assuming  $50\Omega$  differential.
  - 3. RF performance guaranteed for Temp range -30 to 85°C. 1dB derating in performance at -40°C.

#### 8 **BLE Subsystem**

The BLE subsystem implements all the mission critical real-time functions. It encodes/decodes HCI packets, constructs baseband data packages and manages and monitors connection status, slot usage, data flow, routing, segmentation, and buffer control.

The BLE subsystem performs Link Control Layer management supporting the following states:

- Standby
- Connection
- Page and Page Scan
- Inquiry and Inquiry Scan
- Sniff

The BLE subsystem supports BLE profiles allowing connection to advanced low energy application such as:

- **Smart Energy**
- Consumer Wellness
- Home Automation
- Security
- **Proximity Detection**



- Entertainment
- Sports and Fitness
- Automotive

# 8.1 BLE Radio

# 8.1.1 Receiver Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C.

Table 8-1. ATWILC3400 BLE Receiver Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,402		2,480	MHz
Sensitivity Ideal TX	BLE (GFSK)		-96		dBm
Maximum Receive Signal Level	BLE (GFSK)	-10	0		dBm

#### 8.1.2 Transmitter Performance

Radio Performance under Typical Conditions: VBATT=3.6V; VDDIO=3.3V; Temp: 25°C.

Table 8-2. ATWILC3400 BLE Transmitter Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,402		2,480	MHz
Output Power	BLE (GFSK)	-30	8	10	dBm



#### 9 External Interfaces

ATWINC3400 external interfaces include: SPI Slave, SDIO Slave, and UART for 802.11 control and data transfer, UART for BLE control and data transfer, I²C Slave for control, SPI Master for external Flash, I²C Master for external EEPROM, and General Purpose Input/Output (GPIO) pins. With the exception of the SPI Slave and SDIO Slave host interfaces, which are selected using the dedicated SDIO\_SPI\_CFG pin, the other interfaces can be assigned to various pins by programming the corresponding pin muxing control register for each pin to a specific value between 0 and 6.The default values of these registers are 0, which is GPIO mode. Each digital I/O pin also has a programmable pull-up or pull-down. The summary of the available interfaces and their corresponding pin mux settings is shown in Table 9-1. For specific programming instructions refer to ATWINC3400 Programming Guide.

Table 9-1. Pin-Mux Matrix of External Interfaces

Pin name	Pin #	Pull	Mux0	Mux1	Mux2	Mux3	Mux4	Mux5	Mux6
GPIO_38	9	Down							I_WAKEUP
GPIO_39	10	Up							I_WAKEUP
GPIO_40	11	Down							I_WAKEUP
GPIO_42	12	Down							
GPIO_16	14	Up	GPIO_16	O_BT_UAR T1_TXD					
GPIO_15	15	Up	GPIO_15	I_BT_UART 1_RXD					
GPIO_14	16	Up	GPIO_14	O_BT_UAR T1_RTS	IO_I2C_SDA				I_WAKEUP
GPIO_13	17	Up	GPIO_13	I_BT_UART 1_CTS	IO_I2C_SCL	O_WIFI_UA RT_TXD			I_WAKEUP
GPIO_3	20	Up	GPIO_3	O_SPI_SCK _FLASH					O_BT_UAR T2_TXD
GPIO_4	21	Up	GPIO_4	O_SPI_SSN _FLASH					I_BT_UART 2_RXD
GPIO_5	22	Up	GPIO_5	O_SPI_TXD _FLASH		O_WIFI_UA RT_TXD			I_WAKEUP
GPIO_6	23	Up	GPIO_6	I_SPI_RXD_ FLASH		I_WIFI_UAR T_RXD			I_WAKEUP
RTC_CLK	28	Up	GPIO_1	I_RTC_CLK		I_WIFI_UAR T_RXD	O_WIFI_UA RT_TXD	I_BT_UART 1_CTS	
SD_CLK/GPI O_8	29	Up	GPIO_8	I_SD_CLK		I_WIFI_UAR T_RXD	I_BT_UART 1_CTS		
SD_CMD/SP I_SCK	30	Up		IO_SD_CM D	IO_SPI_SC K				
SD_DAT0/S PI_TXD	31	Up		IO_SD_DAT 0	O_SPI_TXD				
SD_DAT1/S PI_SSN	32	Up		IO_SD_DAT 1	IO_SPI_SS N				
SD_DAT2/S PI_RXD	34	Up		IO_SD_DAT	I_SPI_RXD				
SD_DAT3/G PIO_7	35	Up	GPIO_7	IO_SD_DAT		O_WIFI_UA RT_TXD	O_BT_UAR T1_RTS		
GPIO_17	36	Down	GPIO_17						I_WAKEUP
GPIO_18	37	Down	GPIO_18						I_WAKEUP
GPIO_19	38	Down	GPIO_19						I_WAKEUP



Pin name	Pin #	Pull	Mux0	Mux1	Mux2	Mux3	Mux4	Mux5	Mux6
GPIO_20	39	Down	GPIO_20						I_WAKEUP
IRQN	40	Up	GPIO_2	O_IRQN		I_WIFI_UAR T_RXD	O_BT_UAR T1_RTS		
GPIO_21	41	Up	GPIO_21	I_RTC_CLK		I_WIFI_UAR T_RXD	O_WIFI_UA RT_TXD	O_BT_UAR T1_RTS	IO_I2C_MA STER_SCL
HOST_WAK EUP	42	Up	GPIO_0	I_WAKEUP		O_WIFI_UA RT_TXD			IO_I2C_MA STER_SDA

#### 9.1 I<sup>2</sup>C Slave Interface

The I<sup>2</sup>C Slave interface, used primarily for control by the host processor, is a two-wire serial interface consisting of a serial data line (SDA) on Pin 16 (GPIO14) and a serial clock line (SCL) on Pin 17 (GPIO13). I<sup>2</sup>C Slave responds to the seven bit address value 0x60. The ATWILC3400 I<sup>2</sup>C supports I<sup>2</sup>C bus Version 2.1 - 2000 and can operate in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s).

The I<sup>2</sup>C Slave is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled "The I<sup>2</sup>C -Bus Specification, Version 2.1".




Figure 9-1. I<sup>2</sup>C Slave Timing Diagram



Table 9-2. I<sup>2</sup>C Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Unit	Remarks
SCL Clock Frequency	f <sub>SCL</sub>	0	400	kHz	
SCL Low Pulse Width	t <sub>WL</sub>	1.3			
SCL High Pulse Width	t <sub>WH</sub>	0.6		μs	
SCL, SDA Fall Time	t <sub>HL</sub>		300		
SCL, SDA Rise Time	t <sub>LH</sub>		300	ns	This is dictated by external components
START Setup Time	tsusta	0.6			
START Hold Time	tHDSTA	0.6		μs	
SDA Setup Time	tsudat	100			
SDA Hold Time	t	0		ns	Slave and Master Default
SDA Hold Time	t <sub>HDDAT</sub>	40			Master Programming Option
STOP Setup Time	tsusто	0.6			
Bus Free Time Between STOP and START	t <sub>BUF</sub>	1.3		μs	
Glitch Pulse Reject	t <sub>PR</sub>	0	50	ns	

#### 9.2 I<sup>2</sup>C Master Interface

ATWILC3400 provides an I<sup>2</sup>C bus master, which is intended primarily for accessing an external EEPROM memory through a software-defined protocol. The I<sup>2</sup>C Master is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA can be configured on pin 42 (HOST\_WAKEUP), and SCL can be configured on pin 41 (GPIO21).

The I<sup>2</sup>C Master interface supports three speeds:

- Standard mode (100kb/s)
- Fast mode (400kb/s)
- High-speed mode (3.4Mb/s)

The timing diagram of the  $I^2C$  Master interface is the same as that of the  $I^2C$  Slave interface (see Figure 9-1). The timing parameters of  $I^2C$  Master are shown in Table 9-3.

Table 9-3. I<sup>2</sup>C Master Timing Parameters

Parameter	Symbol	Standa	rd Mode	Fast	Mode	_	Speed ode	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
SCL Clock Frequency	fscL	0	100	0	400	0	3400	kHz
SCL Low Pulse Width	t <sub>WL</sub>	4.7		1.3		0.16		
SCL High Pulse Width	t <sub>WH</sub>	4		0.6		0.06		μs
SCL Fall Time	thuscu		300		300	10	40	
SDA Fall Time	thLSDA		300		300	10	80	
SCL Rise Time	tLHSCL		1000		300	10	40	ns
SDA Rise Time	tLHSDA		1000		300	10	80	



Parameter	Symbol	Standa	d Mode	Fast	Mode		Speed ode	Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
START Setup Time	t <sub>SUSTA</sub>	4.7		0.6		0.16		
START Hold Time	t <sub>HDSTA</sub>	4		0.6		0.16		μs
SDA Setup Time	tsudat	250		100		10		200
SDA Hold Time	t <sub>HDDAT</sub>	5		40		0	70	ns
STOP Setup time	tsusto	4		0.6		0.16		
Bus Free Time Between STOP and START	tBUF	4.7		1.3				μs
Glitch Pulse Reject	t <sub>PR</sub>				50			ns

#### 9.3 SPI Slave Interface

ATWILC3400 provides a Serial Peripheral Interface (SPI) that operates as a SPI slave. The SPI Slave interface can be used for control and for serial I/O of 802.11 data. The SPI Slave pins are mapped as shown in Table 9-4. The RXD pin is same as Master Output, Slave Input (MOSI), and the TXD pin is same as Master Input, Slave Output (MISO). The SPI Slave is a full-duplex slave-synchronous serial interface that is available immediately following reset when Pin 12 (SDIO SPI CFG) is tied to VDDIO.

Table 9-4. SPI Slave Interface Pin Mapping

Pin #	SPI Function
12	CFG: Must be tied to VDDIO
32	SSN: Active Low Slave Select
30	SCK: Serial Clock
34	RXD: Serial Data Receive (MOSI)
31	TXD: Serial Data Transmit (MISO)

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line.

The SPI Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For the details of the SPI protocol and more specific instructions refer to ATWILC3400 Programming Guide.


The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in Table 9-5 and Figure 9-2. The red lines in Figure 9-2 correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.



Table 9-5. SPI Slave Modes

Mode	CPOL	СРНА
0	0	0
1	0	1
2	1	0
3	1	1

Figure 9-2. SPI Slave Clock Polarity and Clock Phase Timing



The SPI Slave timing is provided in Figure 9-3 and Table 9-6.

Figure 9-3. SPI Slave Timing Diagram




Table 9-6. SPI Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Unit
Clock Input Frequency	f <sub>SCK</sub>		48	MHz
Clock Low Pulse Width	t <sub>WL</sub>	5		
Clock High Pulse Width	t <sub>WH</sub>	5		ns
Clock Rise Time	t <sub>LH</sub>		5	



Parameter	Symbol	Min.	Max.	Unit
Clock Fall Time	t <sub>HL</sub>		5	
Input Setup Time	tisu	5		
Input Hold Time	tihd	5		
Output Delay	todly	0	20	
Slave Select Setup Time	tsussn	5		
Slave Select Hold Time	t <sub>HDSSN</sub>	5		

#### 9.4 SPI Master Interface

ATWILC3400 provides a SPI Master interface for accessing external Flash memory. The SPI Master pins are mapped as shown in Table 9-7. The TXD pin is same as Master Output and Slave Input (MOSI). The RXD pin is same as Master Input and Slave Output (MISO). The SPI Master interface supports all four standard modes of clock polarity and clock phase shown in Table 9-5. External SPI Flash memory is accessed by a processor programming commands to the SPI Master interface, which in turn initiates a SPI master access to the Flash. For more specific instructions refer to ATWILC3400 Programming Guide.

Table 9-7. SPI Master Interface Pin Mapping

Pin #	Pin Name	SPI Function
20 GPIO3 SCK: Serial Clock		SCK: Serial Clock Output
21	GPIO4	SCK: Active Low Slave Select Output
22	GPIO5	TXD: Serial Data Transmit Output (MOSI)
23	GPIO6	RXD: Serial Data Receive Input (MISO)

The SPI Master timing is provided in Figure 9-4 and Table 9-8.

Figure 9-4. SPI Master Timing Diagram




Table 9-8. SPI Master Timing Parameters

Parameter	Symbol Min.		Max.	Unit
Clock Output Frequency f <sub>SCK</sub>			48	MHz



Parameter	Symbol	Min.	Max.	Unit
Clock Low Pulse Width	twL	5		
Clock High Pulse Width	twн	5		
Clock Rise Time	t <sub>LH</sub>		5	
Clock Fall Time	thL		5	ns
Input Setup Time	t <sub>ISU</sub>	5		
Input Hold Time	t <sub>IHD</sub>	5		
Output Delay	todly	0	5	

#### 9.5 SDIO Slave Interface

The ATWINC3400 SDIO Slave is a full speed interface. The interface supports the 1-bit/4-bit SD transfer mode at the clock range of 0-50MHz. The Host can use this interface to read and write from any register within the chip as well as configure the ATWINC3000 for data DMA. To use this interface, pin 12 (SDIO\_SPI\_CFG) must be grounded. The SDIO Slave pins are mapped as shown in Table 9-9.

Table 9-9. SDIO Interface Pin Mapping

Pin #	SPI Function
12	CFG: Must be tied to ground
35	DAT3: Data 3
34	DAT2: Data 2
32	DAT1: Data 1
31	DAT0: Data 0
30	CMD: Command
29	CLK: Clock

When the SDIO card is inserted into an SDIO aware host, the detection of the card will be via the means described in SDIO specification. During the normal initialization and interrogation of the card by the host, the card will identify itself as an SDIO device. The host software will obtain the card information in a tuple (linked list) format and determine if that card's I/O function(s) are acceptable to activate. If the card is acceptable, it will be allowed to power up fully and start the I/O function(s) built into it.

The SD memory card communication is based on an advanced 9-pin interface (Clock, Command, and four data and three power lines) designed to operate at maximum operating frequency of 50MHz.

The SDIO Slave interface has the following features:

- Meets SDIO card specification version 2.0
- Host clock rate variable between 0 and 50MHz
- 1 bit/4-bit SD bus modes supported
- Allows card to interrupt host
- Responds to Direct read/write (IO52) and Extended read/write (IO53) transactions
- Supports Suspend/Resume operation

The SDIO Slave interface timing is provided in Figure 9-5 and Table 9-10.



Figure 9-5. **SDIO Slave Timing Diagram** 






Table 9-10. SDIO Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Unit
Clock Input Frequency	fpp	0	50	MHz
Clock Low Pulse Width	t <sub>WL</sub>	10		
Clock High Pulse Width	t <sub>WH</sub>	10		
Clock Rise Time	tlh		10	
Clock Fall Time	tHL		10	ns
Input Setup Time	tısu	5		
Input Hold Time	tıн	5		
Output Delay	todly	0	14	

#### **9.6 UART**

ATWILC3400 provides Universal Asynchronous Receiver/Transmitter (UART) interfaces for serial communication. The BLE subsystem has two UART interfaces: a 4-pin interface for control, data transfer, and audio (BT UART1), and a 2-pin interface for debugging (BT UART2). The 802.11 subsystem has one 2-pin UART interface (Wi-Fi UART), which can be used for control, data transfer, or debugging. The UART interfaces are compatible with the RS-232 standard, where ATWILC3400 operates as Data Terminal Equipment (DTE). The 2-pin UART has the receive and transmit pins (RXD and TXD), and the 4-pin UART has two additional pins used for flow control/handshaking: Request To Send (RTS) and Clear To Send (CTS). The pins associated with each UART interfaces can be enabled on several alternative pins by programming their corresponding pin MUX control registers (see Table 9-1 for available options).


The UART features programmable baud rate generation with fractional clock division, which allows transmission and reception at a wide variety of standard and non-standard baud rates. The BLE UART input clock is selectable between 104MHz, 52MHz, 26MHz, and 13MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of 10MHz/8.0 = 13MBd. The 802.11 UART input clock is selectable between 10MHz, 5MHz, 2.5MHz, and 1.25MHz. The clock divider value is programmable as 13 integer bits and three fractional bits (with 8.0 being the smallest recommended value for normal operation). This results in the maximum supported baud rate of 10MHz/8.0 = 1.25MBd.

The UART can be configured for seven or eight bit operation, with or without parity, with four different parity types (odd, even, mark, or space), and with one or two stop bits. It also has RX and TX FIFOs, which ensure reliable high speed reception and low software overhead transmission. FIFO size is 4 x8 for both RX and TX direction. The UART also has status registers showing the number of received characters available in the FIFO and various error conditions, as well the ability to generate interrupts based on these status bits. An example of UART receiving or transmitting a single packet is shown in Figure 9-6. This example shows 7-bit data (0x45), odd parity, and two stop bits.

For more specific instructions refer to ATWILC3400 Programming Guide.



Figure 9-6. Example of UART RX or TX Packet



#### 9.7 GPIOs

18 General Purpose Input/Output (GPIO) pins, labeled GPIO 0-8 and 13-21, are available to allow for application specific functions. Each GPIO pin can be programmed as an input (the value of the pin can be read by the host or internal processor) or as an output (the output values can be programmed by the host or internal processor), where the default mode after power-up is input. GPIOs 7 and 8 are only available when the host does not use the SDIO interface, which shares two of its pins with these GPIOs. Therefore, for SDIO-based applications, 16 GPIOs (0-6 and 13-21) are available. For more specific usage instructions refer to ATWILC3400 Programming Guide.

# 10 Power Management

#### 10.1 Power Architecture

ATWILC3400 uses an innovative power architecture to eliminate the need for external regulators and reduce the number of off-chip components. This architecture is shown in Figure 10-1. The Power Management Unit (PMU) has a DC/DC Converter that converts VBATT to the core supply used by the digital and RF/AMS blocks. Table 10-1 shows the typical values for the digital and RF/AMS core voltages. The PA and eFuse are supplied by dedicated LDOs, and the VCO is supplied by a separate LDO structure.



Figure 10-1. Power Architecture




Table 10-1. PMU Output Voltages

Parameter	Typical
RF/AMS Core Voltage (VREG_BUCK)	1.3V
Digital Core Voltage (VDDC)	1.1V

The power connections in Figure 10-1 provide a conceptual framework for understanding the ATWILC3400 power architecture. Refer to the reference design for an example of power supply connections, including proper isolation of the supplies used by the digital and RF/AMS blocks.

# 10.2 Power Consumption

#### 10.2.1 Description of Device States

ATWILC3400 has several devices states:

ON\_WiFi\_Transmit: Device is actively transmitting an 802.11 signal
 ON\_WiFi\_Receive: Device is actively receiving an 802.11 signal



ON\_BT\_Transmit: Device is actively transmitting a BLE signal
 ON\_BT\_Receive: Device is actively receiving a BLE signal

• ON Doze: Device is on but is neither transmitting nor receiving

Power\_Down: Device core supply off (Leakage)

The following pins are used to switch between the ON and Power\_Down states:

CHIP\_EN: Device pin (pin #27) used to enable DC/DC Converter

VDDIO:
 I/O supply voltage from external supply

In the ON states, VDDIO is on and CHIP\_EN is high (at VDDIO voltage level). To switch between the ON states and Power\_Down state CHIP\_EN has to change between high and low (GND) voltage. When VDDIO is off and CHIP\_EN is low, the chip is powered off with no leakage (also see Note 1 in Table 10-2).

#### 10.2.2 Current Consumption in Various Device States

Table 10-2. Current Consumption

Davisa State	Code Bete	Output Power,	Power Consumption <sup>1,2</sup>		
Device State	Code Rate	dBm	I <sub>VBATT</sub>	I <sub>VDDIO</sub>	
	802.11b 1Mbps	19.2	325 mA	2.7 mA	
	802.11b 11Mbps	20.1	322 mA	2.7 mA	
ON_WiFi_Transmit	802.11g 6Mbps	17.8	318 mA	2.7 mA	
ON_WIFI_HallSIIIII	802.11g 54Mbps	16.2	280 mA	2.7 mA	
	802.11n MCS 0	19.5	321 mA	2.7 mA	
	802.11n MCS 7	15.3	276 mA	2.7 mA	
	802.11b 1Mbps	N/A	83.7 mA	2.5 mA	
	802.11b 11Mbps	N/A	84.9 mA	2.5 mA	
ON WiFi Pagaiya	802.11g 6Mbps	N/A	85.8 mA	2.5 mA	
ON_WiFi_Receive	802.11g 54Mbps	N/A	90.1 mA	2.5 mA	
	802.11n MCS 0	N/A	86 mA	2.5 mA	
	802.11n MCS 7	N/A	91.8 mA	2.5 mA	
ON_BT_Transmit	TBD	TBD	TBD	TBD	
ON_BT_Receive	TBD	N/A	<45mA	<2.5mA	
Doze	N/A	N/A	<0.65mA	<7μΑ	
Power_Down	N/A	N/A	<0.5µA	<3.5µA	

Notes: 1. Conditions: VBATT @3.6v, VDDIO @2.8V, 25°C

2. Power consumption numbers are preliminary

#### 10.2.3 Restrictions for Power States

When no power supplied to the device, i.e., the DC/DC Converter output and VDDIO are both off (at ground potential). In this case, a voltage cannot be applied to the device pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when voltage higher than one diode-drop is supplied to the pin.



If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the SLEEP or Power\_Down state must be used.

Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

#### 10.3 Power-Up/Down Sequence

The power-up/down sequence for ATWILC3400 is shown in Figure 10-2. The timing parameters are provided in Table 10-3.

**Power Up/Down Sequence** Figure 10-2.




Table 10-3. **Power-Up/Down Sequence Timing** 

Parameter	Min.	Max.	Unit	Description	Notes
tA	0			VBATT rise to VDDIO rise	VBATT and VDDIO can rise simultaneously or can be tied together. VDDIO must not rise before VBATT.
t <sub>B</sub>	0			VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating.
tc	5		ms	CHIP_EN rise to RESETN rise	This delay is needed because XO clock must stabilize before RESETN removal. RESETN must be driven high or low, not left floating.
t <sub>A'</sub>	0			VDDIO fall to VBATT fall	VBATT and VDDIO can fall simultaneously or can be tied together. VBATT must not fall before VDDIO.
t <sub>B</sub> '	0			CHIP_EN fall to VDDIO fall	VDDIO must not fall before CHIP_EN. CHIP_EN and RESETN can fall simultaneously.
tc'	0			RESETN fall to VDDIO fall	VDDIO must not fall before RESETN. RESETN and CHIP_EN can fall simultaneously.



#### Digital I/O Pin Behavior During Power-Up Sequences 10.4

The following table represents digital I/O Pin states corresponding to device power modes.

Digital I/O Pin Behavior in Different Device States Table 10-4.

Device State	VDDIO	CHIP_EN	RESETN	Output Driver	Input Driver	Pull Up/Down Resistor (96kΩ)
Power_Down: core supply off	High	Low	Low	Disabled (Hi-Z)	Disabled	Disabled
Power-On Reset: core supply on, hard reset on	High	High	Low	Disabled (Hi-Z)	Disabled	Enabled
Power-On Default: core supply on, device out of reset but not programmed yet	High	High	High	Disabled (Hi-Z)	Enabled	Enabled
On_Doze/ On_Transmit/ On_Receive: core supply on, device programmed by firm- ware	High	High	High	Programmed by firmware for each pin: Enabled or Disabled	Opposite of Output Driver state	Programmed by firmware for each pin: Enabled or Disa- bled


#### 11 **Reference Design**

The ATWINC3400 reference design schematic is shown in Figure 11-1.



Figure 11-1. ATWINC3400 Reference Schematic







# 12 Reference Design Guidelines

- RFIOP and RFION pins must be AC coupled
- It is recommended that the balun is located right next to the pins if this is not possible, RFIOP and RFION should be routed as 50Ω differential pair to the balun
- ATWINC3400 provides programmable pull-up resistors on various pins (see Table 3-1). The purpose of
  these resistors is to keep any unused input pins from floating which can cause excess current to flow
  through the input buffer from the VDDIO supply. Any unused pin on the device should leave these pullup resistors enabled so the pin will not float.

The default state at power up is for the pull-up resistor to be enabled. However, any pin which is used should have the pull-up resistor disabled. The reason for this is that if any pins are driven to a low level while the device is in the low power sleep state, current will flow from the VDDIO supply through the pull-up resistors, increasing the current consumption of the module.

Since the value of the pull-up resistor is approximately  $100K\Omega$ , the current through any pull-up resistor that is being driven low will be VDDIO/100K. For VDDIO = 3.3V, the current would be approximately  $33\mu A$ .

Pins which are used and have had the programmable pull-up resistor disabled should always be actively driven to either a high or low level and not be allowed to float

- If SDIO interface is used, each SDIO pin should use a  $70\Omega$  resistor in series for RF noise filtering
- Refer to ATWINC3400 Programming Guide for information on enabling/disabling the programmable pullup resistors

# 13 Reference Documentation and Support

Atmel offers a set of collateral documentation to ease integration and device ramp.

The following list of documents available on Atmel web or integrated into development tools.

Title	Content
Datasheet	This Document
Design Files Package	User Guide, Schematic, PCB layout, Gerber, BOM and System notes on: RF/Radio Full Test Report, radiation pattern, design guidelines, temperature performance, ESD.
Platform Getting Started Guide	How to use package: Out of the Box starting guide, HW limitations and notes, SW Quick start guide-lines.
HW Design Guide	Best practices and recommendations to design a board with the product. Including: Antenna Design for Wi-Fi (layout recommendations, types of antennas, impedance matching, using a power amplifier etc.), SPI/UART protocol between Wi-Fi SoC and the Host MCU.
SW Design Guide	Integration guide with clear description of: High level Arch, overview on how to write a networking application, list all API, parameters and structures.  Features of the device, SPI/handshake protocol between device and host MCU, with flow/sequence/state diagram, timing.
SW Program- mer Guide	Explain in details the flow chart and how to use each API to implement all generic use cases (e.g. start AP, start STA, provisioning, UDP, TCP, http, TLS, p2p, errors management, connection/transfer recovery mechanism/state diagram) - usage and sample application note.

For a complete listing of development-support tools and documentation, visit <a href="http://www.atmel.com/">http://www.atmel.com/</a>, or contact the nearest Atmel field representative.



# 14 Revision History

Doc Rev.	Date	Comments
42396C	07/2015	<ol> <li>Modified sections 10.2.1 and 10.2.2 to add new current consumption numbers, update state names, and correct some typos</li> <li>Fixed typos for SPI Slave interface timing (Table 9-6)</li> <li>Fixed typos for battery supply name: changed from VBAT to VBATT</li> <li>Corrected PMU output voltages (Table 10-1)</li> <li>Updated reference schematic drawing (Section 11)</li> <li>Added comment regarding resistors on SDIO pins (Section 12)</li> <li>Replaced Bluetooth with BLE throughout the document, updated content accordingly</li> <li>Removed PCM functionality</li> <li>Added back SDIO interface description (Section 9.5)</li> <li>Updated power architecture drawing (Section 10.1)</li> <li>Added pad drive strength in Table 4-3 and removed the note under Table 3-1</li> <li>Updated operating temperature in the feature list</li> <li>Corrected current in Power_Down state in Table 10-2</li> <li>Miscellaneous minor formatting and content corrections</li> </ol>
42396B	03/2015	Ordering information (Table 1-1) and QFN Package Information (Table 3-2) have been corrected.
42396A	02/2015	Initial document release.















**Atmel Corporation** 

1600 Technology Drive, San Jose, CA 95110 USA

T: (+1)(408) 441.0311

F: (+1)(408) 436.4200

www.atmel.com

 $@\ 2015\ Atmel\ Corporation.\ /\ Rev.:\ Atmel-42396C-SmartConnect-ATWINC3400\_Preliminary-Datasheet\_07/2015.$ 

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. ARM®, ARM Connected® logo, and others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others.

DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION), ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ("Safety-Critical Applications") without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.