NEC

MOS INTEGRATED CIRCUIT
µPD17215, 17216, 17217, 17218

4-BIT SINGLE-CHIP MICROCONTROLLER
FOR SMALL GENERAL-PURPOSE INFRARED REMOTE CONTROL TRANSMITTER

DESCRIPTION

µPD17215, 17216, 17217, 17218 (hereafter called µPD17215 subseries) are 4-bit single-chip microcontrollers for small general-purpose infrared remote control transmitters.

It employs a 17K architecture of general-purpose register type devices for the CPU, and can directly execute operations between memories instead of the conventional method of executing operations through the accumulator. Moreover, all the instructions are 16-bit 1-word instructions which can be programmed efficiently.

In addition, a one-time PROM model, µPD17P218, to which data can be written only once, is also available. It is convenient either for evaluating the µPD17215 subseries programs or small-scale production of application systems.

Detailed functions are described in the follwing manual. Be sure to read this manual when designing your system.

µPD172✕✕ Subseries User's Manual: IEU-1317

FEATURES

- Infrared remote controller carrier generator circuit (REM output)
- 17K architecture: General-purpose register system
- Program memory (ROM), Data memory (RAM)

	µPD17215	µPD17216	µPD17217	µPD17218
Program memory (ROM)	4 K bytes (2048 × 16)	8 K bytes (4096 × 16)	12 K bytes (6144 × 16)	16 K bytes (8192 × 16)
Data memory (RAM)	111 × 4 bits		223 × 4 bits	

- 8-bit timer : 1 channel
- Basic internal timer / Watchdog timer: 1 channel ($\overline{\text{WDOUT}}$ output)
- Instruction execution time (can be changed in two steps)
  - at f_X 4 MHz : 4 µs (high-speed mode)/8 µs (ordinary mode)
  - at f_X 8 MHz : 2 µs (high-speed mode)/4 µs (ordinary mode)
- External interrupt pin (INT) : 1
- I/O pins : 20
- Supply voltage : V_{DD} = 2.2 to 5.5 V (at f_X = 4 MHz (high-speed mode))
  - V_{DD} = 2.0 to 5.5 V (at f_X = 4 MHz (ordinary mode))
- Low-voltage detector circuit (mask opation)

Unless otherwise specified, the µPD17215 is treated as the representative model throughout this document.

The information in this document is subject to change without notice.

The mark ★ shows major revised points.

APPLICATION

Preset remote controllers, toys, portable systems, etc.

ORDERING INFORMATION

| Part Number	Package
μPD17215CT-xxx	28-pin plastic shrink DIP (400 mil)
μPD17215GT-xxx	28-pin plastic SOP (375 mil)
μPD17216CT-xxx	28-pin plastic shrink DIP (400 mil)
μPD17216GT-xxx	28-pin plastic SOP (375 mil)
μPD17217CT-xxx	28-pin plastic shrink DIP (400 mil)
μPD17217GT-xxx	28-pin plastic SOP (375 mil)
μPD17218CT-xxx	28-pin plastic shrink DIP (400 mil)
μPD17218GT-xxx	28-pin plastic SOP (375 mil)

Remark: xxx is ROM code number.

PIN CONFIGURATION (TOP VIEW)

- 28-pin plastic SOP (375 mil)
  μPD17215GT-xxx, 17216GT-xxx, 17217GT-xxx, 17218GT-xxx
- 28-pin plastic shrink DIP (400 mil)
  μPD17215CT-xxx, 17216CT-xxx, 17217CT-xxx, 17218CT-xxx

Pin	Left		Right	Pin
1	$P0D_2$		$P0D_1$	28
2	$P0D_3$		$P0D_0$	27
3	INT		$P0C_3$	26
4	$P0E_0$		$P0C_2$	25
5	$P0E_1$		$P0C_1$	24
6	$P0E_2$		$P0C_0$	23
7	$P0E_3$		$P0B_3$	22
8	REM		$P0B_2$	21
9	V_{DD}		$P0B_1$	20
10	X_{OUT}		$P0B_0$	19
11	X_{IN}		$P0A_3$	18
12	GND		$P0A_2$	17
13	$\overline{RESET}$		$P0A_1$	16
14	$\overline{WDOUT}$		$P0A_0$	15

GND	:	Ground
INT	:	External interrupt request signal input
$P0A_0$-$P0A_3$	:	Input port (CMOS input)
$P0B_0$-$P0B_3$	:	Input port (CMOS input)
$P0C_0$-$P0C_3$	:	Output port (N-ch open-drain output)
$P0D_0$-$P0D_3$	:	Output port (N-ch open-drain output)
$P0E_0$-$P0E_3$	:	I/O port (CMOS push-pull output)
REM	:	Remote controller output (CMOS push-pull output)
$\overline{RESET}$	:	Reset input
V_{DD}	:	Power supply
$\overline{WDOUT}$	:	Hang-up/low voltage detection output (N-ch open-drain output)
X_{IN}, X_{OUT}	:	Oscillator connection

BLOCK DIAGRAM

P0A 0
P0A 1
P0A 2
P0A 3
P0A

P0B 0
P0B 1
P0B 2
P0B 3
P0B

P0C 0
P0C 1
P0C 2
P0C 3
P0C

P0D 0
P0D 1
P0D 2
P0D 3
P0D

P0E 0
P0E 1
P0E 2
P0E 3
P0E

RF

ROM
μPD17215, 17216 : 111 $\times$ 4 bits
μPD17217, 17218 : 223 $\times$ 4 bits

SYSTEM REG.

ALU

ROM
μPD17215 : 2048 $\times$ 16 bits
μPD17216 : 4096 $\times$ 16 bits
μPD17217 : 6144 $\times$ 16 bits
μPD17218 : 8192 $\times$ 16 bits

Instruction Decoder

Program Counter

Stack (5 levels)

Basic Interval/ Watchdog Timer

Remote Control Divider

REM

8-bit Timer

Interrupt Controller

INT

$\overline{\text{RESET}}$

$\overline{\text{WDOUT}}$

Power Supply Circuit

V_{DD}

GND

CPU Clock

OSC

X_{IN}

X_{OUT}

CONTENTS

1. PIN FUNCTIONS

1.1 Pin Function List

No.	Symbol	Function	Output Form	On Reset
15 16 17 18	$P0A_0$ $P0A_1$ $P0A_2$ $P0A_3$	4-bit CMOS input port with pull-up resistor. Can be used for key return input of key matrix. When at least one of these pins goes low, standby function is released.	-	Input
19 20 21 22	$P0B_0$ $P0B_1$ $P0B_2$ $P0B_3$	4-bit CMOS input port with pull-up resistor. Can be used for key return input of key matrix. When at least one of these pins goes low,standby function is released.	-	Input
23 24 25 26	$P0C_0$ $P0C_1$ $P0C_2$ $P0C_3$	4-bit N-ch open-drain output port. Can be used for key source output of key matrix.	N-ch Open-drain	Low-level output
27 28 1 2	$P0D_0$ $P0D_1$ $P0D_2$ $P0D_3$	4-bit N-ch open-drain output port. Can be used for key source output of key matrix.	N-ch Open-drain	Low-level output
4 5 6 7	$P0E_0$ $P0E_1$ $P0E_2$ $P0E_3$	4-bit input/output port. Can be set in inputset in input or output mode in 1-bit units. In output mode, this port functions as a highcurrent CMOS output port. In input mode, function as CMOS input and can bespecified to connect pull-up resistor by program.	CMOS push-pull	Input
8	REM	Outputs transfer signal for infrared remotecontroller. Active-high output.	CMOS pusl-pll	Low-level output
13	$\overline{\text{RESET}}$	System reset input. CPU can be reset when low-level signal is input to this pin. While low-level signal is input, oscillator circuit is stopped. Can be connected to pull-upresistor by mask option.	-	Input
9	V_{DD}	Power supply	-	-
12	GND	Ground	-	-
3	INT	External interrupt request signal input	-	Input
14	$\overline{\text{WDOUT}}$	Output detecting hang-up and drop in supply voltage.This pin outputs at low level either when an overflow occurs in the watchdog timer, when an overflow/underflow occurs in the stack, or when the supply voltage drops below a specified level (mask option). Connect this pin to the $\overline{\text{RESET}}$ pin.	N-ch Open-drain	High-impedance Low-level output at low voltage detection
11 10	X_{IN} X_{OUT}	Connects ceramic oscillator for system clock oscillation	-	(Oscillation stops)

★ **1.2 Input/Output Circuits**

The equivalent input/output circuit for each μPD17215 pin is shown below.

(1) P0A, P0B

(2) P0C, P0D

(3) P0E

(4) $\overline{\text{RESET}}$

Schmitt trigger input with hysteresis charac-
teristics

(5) INT

Schmitt trigger input with hysteresis
characteristics

(6) REM

(7) $\overline{\text{WDOUT}}$

8

1.3 Processing of Unused Pins

Process the unused pins as follows:

Table 1-1 Processing of Unused Pins

Pin	Recommended Connection
$P0A_0$-$P0A_3$	Connect to V_{DD}
$P0B_0$-$P0B_3$	Connect to V_{DD}
$P0C_0$-$P0C_3$	Connect to GND
$P0D_0$-$P0D_3$	Connect to GND
$P0E_0$-$P0E_3$	Input : Connect to V_{DD} or GND Output : Open
REM	Open
INT	Connect to GND
$\overline{\text{WDOUT}}$	Connect to GND

1.4 Notes on Using INT and $\overline{\text{RESET}}$ Pins

In addition to the functions shown in 1.1 PIN FUNCTIONS, the INT and $\overline{\text{RESET}}$ pins also have a function to set a test mode (for IC testing) in which the internal operations of the μPD17215 are tested.

When a voltage higher than V_{DD} is applied to either of these pins, the test mode is set. This means that, even during ordinary operation, the μPD17215 may be set in the test mode if a noise exceeding V_{DD} is applied.

For example, if the wiring length of the INT or $\overline{\text{RESET}}$ pin is too long, noise superimposed on the wiring line of the pin main cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

- Connect diode with low V_F between V_{DD} and INT/$\overline{\text{RESET}}$ pin

- Connect capacitor between V_{DD} and INT/$\overline{\text{RESET}}$ pin

If the test mode is set by the INT pin, low level is output from the $\overline{\text{WDOUT}}$ pin. In this case, connect the $\overline{\text{WDOUT}}$ and $\overline{\text{RESET}}$ pin.

2. MEMORY SPACE

2.1 Program Counter (PC)

The program counter (PC) specifies an address of the program memory (ROM).

The program counter is a 11/12/13-bit binary counter as shown in Fig. 2-1.

Its contents are initialized to address 0000H at reset.

Fig. 2-1 Configuration of Program Counter

| PC12 | PC11 | PC10 | PC9 | PC8 | PC7 | PC6 | PC5 | PC4 | PC3 | PC2 | PC1 | PC0 |

PC (μPD17215)
PC (μPD17216)
PC (μPD17217, 17218)

2.2 Program Memory (ROM)

The configuration of the program memory is as follows:

Part Number	Capacity	Address
μPD17215	2048 x 16 bits	0000H-07FFH
μPD17216	4096 x 16 bits	0000H-0FFFH
μPD17217	6144 x 16 bits	0000H-17FFH
μPD17218	8192 x 16 bits	0000H-1FFFH

The program memory stores a program, interrupt vector table, and fixed data table.

The program memory is addressed by the program counter.

Fig. 2-2 shows the program memory map. The entire range of the program memory can be addressed by the BD addr, BR @AR, CALL @AR, MOVT DBF, and @AR instructions. Note, however, that the subroutine entry addresses that can be specified by the CALL addr instruction are from 0000H to 07FFH.

Fig. 2-2 Program Memory Map

Address	16 bits		
0 0 0 0 H	Reset start address		Branch addresses for BR addr instruction
0 0 0 1 H	Basic interval timer interrupt vector		
0 0 0 2 H	External input (INT) interrupt vector	Subroutine entry addresses for CALL addr instruction	
0 0 0 3 H	8-bit timer interrupt vtor	Page 0	Branch addresses for BR @AR instruction
0 7 F F H	(µPD17215)		Subroutine entry addresses for CALL @AR instruction
0 F F F H	(µPD17216)	Page 1	
1 7 F F H	(µPD17217)	Page 2	Table reference addresses for MOVT DBR, @AR instruction
1 F F F H	(µPD17218)	Page 3	

2.3 Stack

A stack is a register to save a program return address and the contents of system registers (to be described later) when a subroutine is called or when an interrupt is accepted.

2.3.1 Stack configuration

Fig. 2-3 shows the stack configurarion.

A stack consists of a stack pointer (a 4-bit binary counter, the upper 1-bit fixed to 0), five 11-bit (μPD17215)/12-bit (μPD17216)/13-bit (μPD17217, 17218) address stack registers, and three 5-bit (μPD17215, 17216)/6-bit (μPD17217, 17218) interrupt stack registers.

Fig. 2-3   Stack Configuration

2.3.2 Function of stack

The address stack register stores a return address when the subroutine call instruction or table reference instruction (first instruction cycle) is executed or when an interrupt is accepted. It also stores the contents of the address registers (ARs) when a stack manipulation instruction (PUSH AR) is executed.

The $\overline{\text{WDOUT}}$ pin goes low if a subroutine call or interrupt exceeding 5 levels is executed.

The interrupt stack register (INTSK) saves the contents of the bank register (BANK) and program status word (PSWORD) when an interrupt is accepted. The saved contents are restored when an interrupt return (RETI) instruction is executed.

INTSK saves data each time an interrupt is accepted, but **the data stored first is lost if more than 3 levels of interrupts occur**.

2.3.3 Stack Pointer (SP) and Interrupt Stack Pointer

Table 2-1 shows the operations of the stack pointer (SP).

The stack pointer can take eight values, 0H-07. Because there are only five stack registers available, however, **the $\overline{\text{WDOUT}}$ pin goes low if the value of SP is 6 or greater**.

Table 2-1 Operations of Stack Pointer

Instruction	Value of Stack Pointer (SP)	Counter of Interrupt Stack Register
CALL addr CALL @AR MOVT DBF, @AR (1st Instruction Cycle) PUSH AR	−1	0
When Interrupt Is Accepted	−1	−1
RET RETSK MOVT DBF, @AR (2nd Instruction Cycle) POP AR	+1	0
RET1	+1	+1

2.4   Data Memory (RAM)

Data memory (random access memory) stores data for operations and control. It can be read-/write-accessed by instructions.

2.4.1   Memory configuration

Figure 2-4 shows the configuration of the data memory (RAM).

The data memory consists of two "banks": BANK0 and BANK1.

In each bank, every 4 bits of data is assigned an address. The higher 3 bits of the address indicate a "row address" and the lower 4 bits of the address indicate a "column address". For example, a data memory location indicated by row address 1H and column address 0AH is termed a data memory location at address 1AH. Each address stores data of 4 bits (= a "nibble").

In addition, the data memory is divided into following six functional blocks:

(1)   System register (SYSREG)

   A system register (SYSREG) is resident on addresses 74H to 7FH (12 nibbles long) of each bank. In other nibbles, each bank has a system register at its addresses 74H to 7FH.

(2)   Data buffer (DBF)

   A data buffer is resident on addresses 0CH to 0FH (4 nibbles long) of bank 0 of data memory.
   The reset value is 0320H.

(3)   General register (GR)

   A general register is resident on any row (16 nibbles long) of any bank of data memory.
   The row address of the general register is pointed by the general pointer (RP) in the system register (SYSREG).

(4)   Port register

   A port data register is resident on addresses 6FH, and 70H to 73H (5 nibbles) of BANK0 of data memory.
   No data can be written to the addresses 70H to 73H of BANK1 (the values of addresses 70H to 73H of BANK0 are read in this case).

   μPD17215 and 17216 are not provided with BANK1.

(5) General-purpose data memory

The general-purpose data memory area is an area of the data memory excluding the system register area, and the port register area. This memory area has a total of 223 nibbles (111 nibbles in BANK0 and 112 nibbles in BANK1).

μPD17215 and 17216 are not provided with BANK1.

Fig. 2-4   Configuration of Data Memory

		Column address							BANK 0							
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

Row address

Row																
0													Data buffer (DBF)			
1											●					
2																
3																
4																
5																
6																P0E
7	P0A	P0B	P0C	P0D												

Example:
Address 1AH
in BANK 0

System register (SYSREG)

		Column address							BANK 1							
	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F

Row address

System register (SYSREG)

Caution: **No data can be written to the addresses 70H to 73H of BANK1 (the value of P0A to P0D are read in this case).**

2.4.2 System registers (SYSREG)

The system registers are registers that are directly related to control of the CPU. These registers are mapped to addresses 74H-7FH on the data memory and can be referenced regardless of bank specification.

The system registers include the following registers:

Address registers (AR0-AR3)*
Window register (WR)
Bank register (BANK)*
Memory pointer enable flag (MPE)
Memory pointers (MPH, MPL)
Index registers (IXH, IXM, IXL)
General register pointers (RPH, RPL)
Program status word (PSWORD)

*: The address register (AR3) and the bank register (BANK) are fixed to 0 in the μPD17215 and 17216.

Fig. 2-5 Configuration of System Register

Address	74H	75H	76H	77H	78H	79H	7AH	7BH	7CH	7DH	7EH	7FH
Name	Address register (AR)				Window register (WR)	Bank register (BANK)	Index register (IX) / Data memory row address pointer (MP)			General register pointer (RP)		Program status word (PSWORD)
Symbol	AR 3	AR 2	AR 1	AR 0	WR	BANK	IXH / MPH	IXM / MPL	IXL	RPH	RPL	PSW
Bit	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0	b3 b2 b1 b0
Data	0 0 0 — (AR) (μPD17217, 17218) ; 0 0 0 0 — (AR) (μPD17216) ; 0 0 0 0 0 — (AR) (μPD17215) →				← (WR) →	(BANK) 0 0 0 *	MPE (IX) / * (MP) *	0 0 0 (IX) / (MP)	(IX) →	0 0 0 *	← (RP) *	BCD CMP CY Z IXE
Initial Value At Reset	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	Undefined	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0

*: This bit is fixed to 0 in the μPD17215 and 17216.

2.4.3 General register (GR)

A general register is a 16-word register on the data memory and used for arithmetic operations and transfer of data to and from the data memory.

(1) Configuration of general register

Figure 2-6 shows the configuration of the general register.

A general register occupies 16 nibbles (16 x 4 bits) on a selected row address of the data memory.

The row address is selected by the general register pointer (RP) of the system register. The RP having four significant bits in the µPD17217 and 17218 can point to any row address in the range of 0H to 7H of each bank (BANK0 and BANK1).

In the µPD17215 and 17216, 3 bits are available in the RP. These bits can point to any row address in the range of 0H to 7H of BANK0.

(2) Functions of the general register

The general register enables an arithmetic operation and data transfer between the data memory and a selected general register by a single instruction. As a general register is a part of the data memory, you can say that the general register enables arithmetic operation and data transfer between two locations of the data memory. Similarly, the general register can be accessed by a Data Memory Manipulation instruction as it is a part of the data memory.

Fig. 2-6 Configuration of General Registers

2.4.4 Data buffer (DBF)

The data buffer on the addresses 0CH to 0FH of data memory is used for data transfer to and from peripheral hardware and for storage of data during table reference.

(1) Functions of the Data Buffer

The data buffer has two major functions: a function to transfer to and from hardware and a function to read constant data from the program memory (for table reference). Figure 2-7 shows the relationship between the data buffer and peripheral hardware.

Fig. 2-7 Data Buffer and Peripheral Hardware

Table 2-2 Relations between Hardware Peripherals and Data Buffer

Hardware Peripherals	Peripheral Register Transferring Data with Data Buffer				
	Name	Symbol	Peripheral Address	Data Buffer	PUT/GET
8-Bit Timer	8-bit counter	TMC	05H	DBF0, DBF1	GET only
	8-bit modulo register	TMM	06H	DBF0, DBF1	PUT only
Remote Controller Carrier Generator	NRZ low level period setting modulo register	NRZLTMM	03H	DBF0, DBF1	PUT GET
	NRZ high level period setting modulo register	NRZHTMM	04H	DBF0, DBF1	PUT (clear bit 3 of DBF1 to 0) GET (bits 3 of DBF1 is always 0)
Address Register	Address register	AR	40H	DBF0-DBF3	PUT (bits 0 to 3 of AR3 and bit 3 of AR2 are any)[1] GET (bits 0 to 3 of AR3 and bit 3 of AR2 are always 0)[2]

*1: In the μPD17216: bits 0 to 3 of AR3 are any, in the μPD17217, 17218: bits 1 to 3 of AR3 are any

 2: In the μPD17216: bits 0 to 3 of AR3 are always 0, in the μPD17217, 17218: bits 1 to 3 of AR3 are always 0

(2) Table reference

A MOVT instruction reads constant data from a specified location of the program memory (ROM) and sets it in the data buffer.

The function of the MOVT instruction is explained below.

MOVT DBF,@AR: Reads data from a program memory location pointed to by the address register (AR) and sets it in the data buffer (DBF).

Data buffer

DBF 3	DBF 2	DBF 1	DBF 0

MOVT DBF, @ AR

Program memory (ROM)

16 bits

b_{15} b_0

(3)   Note on using data buffer

When transferring data to/from the peripheral hardware via the data buffer, the unused peripheral addresses, write-only peripheral registers (only when executing PUT), and read-only peripheral registers (only when executing GET) must be handled as follows:

- When device operates
  Nothing changes even if data is written to the read-only register.
  If the unused address is read, an undefined value is read. Nothing changes even if data is written to that address.

- Using assembler
  An error occurs if an instruction is executed to read a write-only register.
  Again, an error occurs if an instruction is executed to write data to a read-only register.
  An error also occurs if an instruction is executed to read or write an unused address.

- If an in-circuit emulator (IE-17K or IE-17K-ET) is used (when instruction is executed for patch processing)
  An undefined value is read if an attempt is made to read the data of a write-only register, but an error does not occur.
  Nothing changes even if data is written to a read-only register, and an error does not occur.
  An undefined value is read if an unused address is read; nothing changes even if data is written to this address. An error does not occur.

2.5   Register File (RF)

The register file mainly consists of registers that set the conditions of the peripheral hardware.

These registers can be controlled by dedicated instructions PEEK and POKE, and the embedded macro instructions of AS17K, SETn, CLRn, and INITFLG.

2.5.1   Configuration of register file

Fig. 2-8 shows the configuration of the register file and how the register file is accessed by the PEEK and POKE instructions.

The control registers are controlled by using dedicated instructions PEEK and POKE.   Since the control registers are assigned to addresses 00H-3FH regardless of the bank, the addresses 00H-3FH of the general-purpose data memory cannot be accessed when the PEEK or POKE instruction is used.

The addresses that can be accessed by the PEEK and POKE instructions are the addresses 00H-3FH of the control registers and 40H-7FH of the general-purpose data memory. The register file consists of these addresses.

The control registers are assigned to addresses 80H-BFH on the IE-17K to facilitate debugging.

Fig. 2-8 Register File Access with PEEK or POKE Instructions

2.5.2 Control registers

The control registers consists of a total of 64 nibbles (64 x 4 bits) of the addresses 00H-3FH of the register file.

Of these, however, only 14 nibbles are actually used. The remaining 50 nibbles are unused registers that are inhibited from being read or written.

When the "PEEK WR, rf" instruction is executed, the contents of the register file addressed by "rf" are read to the window register.

When the "POKE rf, WR" instruction is executed, the contents of the window register are written to the register file addressed by "rf".

When using the assembler (AS17K), the macro instructions listed below, which are embedded as flag type symbol manipulation instructions, can be used. The macro instructions allow the contents of the register file to be manipulated in bit units.

For the configuration of the control register, refer to Fig. 11-1 Register File List.

SETn : Sets flag to "1"
CLRn : Sets flag to "0"
SKTn : Skips if all flags are "1"
SKFn : Skips if all flags are "0"
NOTn : Complements flag
INITFLG : Initializes flag

2.5.3 Notes on using register files

When using the register files, bear in mind the points described below. For details, refer to μ**PD172xx subseries User's Manual (IEU-1317)**.

(1) When manipulating control registers (read-only and unused registers)

When manipulating the write-only (W), the read-only (R) and unused control registers by using the assembler or in-circuit emulator, keep in mind the following points:

- When device operates
  Nothing changes even if data is written to the read-only register.
  If the unused register is read, an undefined value is read; nothing is changed even if data is written to this register.

- Using assembler
  An error occurs if instruction is excecuted to read data to the write-only register.
  An error occurs if an instruction is executed to write data to the read-only register.
  An error also occurs if an instruction is executed to read or write the unused address.

- When an in-circuit emulator (IE-17K or IE-17K-ET) is used (when instruction is executed for patch processing)
  An undefined value is read if the write-only register is read, and an error does not occur.
  Nothing changes even if data is written to the read-only register, and an error does not occur.
  An undefined value is read if the unused address is read; nothing changes even if data is written to this address. An error does not occur.

(2)   Symbol definition of register file

An error occurs if a register file address is directly specified as a numeral by the operand "rf" of the "PEEK WR, rf" or "POKE rf, WR" instruction if the 17K Series Assembler (AS17K) is being used.

Therefore, the addresses of the register file must be defined in advance as symbols.

To define the addresses of the control registers as symbols, define them as the addresses 80H-BFH of BANK0. The portion of the register file overlapping the data memory (40H-7FH), however, can be defined as symbols as is.

3. PORTS

3.1 Port 0A (P0A$_0$-P0A$_3$)

This is a 4-bit input port. Data is read through port register P0A (address 70H). This port is a CMOS input port with a pull-up resistor, and can be used for key return input for a key matrix.

When a low-level signal is input to at least one of the pins in this port in the standby mode, the standby mode is released.

3.2 Port 0B (P0B$_0$-P0B$_3$)

This is a 4-bit input port. Data is read through port register P0B (address 71H). This port is a CMOS input port with a pull-up resistor, and can be used for key return input for a key matrix.

When a low-level signal is input to at least one of the pins in this port in the standby mode, the standby mode is released.

3.3 Port 0C (P0C$_0$-P0C$_3$)

This is a 4-bit output port. The contents of the output latch are read and output data is set through port register P0C (address 72H). This port is an N-ch open-drain output port, and can be used as the key source of a key matrix.

In the standby mode, this port outputs low-level signals.

3.4 Port 0D (P0D$_0$-P0D$_3$)

This is a 4-bit output port. The contents of the output latch are read and output data is set through port register P0D (address 73H). This port is an N-ch open-drain output port, and can be used as the key source for a key matrix.

In the standby mode, this port outputs low-level signals.

3.5 Port 0E (P0E$_0$-P0E$_3$)

This is a 4-bit I/O port which can be set in either the input or output mode in 1-bit units by the P0EBIO (address 27H) of the register file.

To read the input data or to set the output data, use the P0E register (address 6F). When data is read in the output mode, the contents of the output latch are read.

Connection of a pull-up resistor can be specified in 1-bit units by the P0EBPU (address 17H) of the register file. (When the pull-up resistor is connected, note that the pull-up resistor is not disconnected even when the output mode is set.)

On reset, this port functions as an input port.

3.6   INT Pin

This pin inputs an external interrupt request signal. At either the rising or falling edge of the signal input to this pin, the IRQ flag (RF: address 3EH, bit 0) is set.

The status of this pin can be read by using the INT flag (RF: address 0FH, bit 0). When the high level is input to the pin, the INT flag is set to "1"; when the low level is input, the flag is reset to "0" (refer to 7.2.1 INT).

Fig. 3-1   Relations between Port Register and Each Pin

Bank	Address	Port	Bit		Output Form	Contents to Be Read		Contents to Be Written		On Reset
						Input Mode	Output Mode	Input Mode	Output Mode	
0	70H	Port 0A	b_3	$P0A_3$	Input only	Pin status	—	—	—	Input mode (w/pull-up resistor)
			b_2	$P0A_2$						
			b_1	$P0A_1$						
			b_0	$P0A_0$						
	71H	Port 0B	b_3	$P0B_3$						
			b_2	$P0B_2$						
			b_1	$P0B_1$						
			b_0	$P0B_0$						
	72H	Port 0C	b_3	$P0C_3$	N-ch open-drain (Output only)	—	Output latch	—	Output latch	Output mode (Low level output)
			b_2	$P0C_2$						
			b_1	$P0C_1$						
			b_0	$P0C_0$						
	73H	Port 0D	b_3	$P0D_3$						
			b_2	$P0D_2$						
			b_1	$P0D_1$						
			b_0	$P0D_0$						
	6FH	Port 0E	b_3	$P0E_3$	COMS push-pull	Pin status		Output latch		Input mode (w/pull-up resistor)
			b_2	$P0E_2$						
			b_1	$P0E_1$						
			b_0	$P0E_0$						

3.7   Switching Bit I/O

The I/O which can be set in the input or output mode in bit units is called a bit I/O. P0E is a bit I/O port, which can be set in the input or output mode in bit units by the register file shown below. When the mode is changed from input to output, the P0E output latch contents are output to the port lines, as soon as the mode has been changed.

3	2	1	0	Address:	On reset:	R/W:
P0EBIO3	P0EBIO2	P0EBIO1	P0EBIO0	RF : 27H	0H	R/W

P0EBIO0	Sets P0E$_0$ Input/Output Mode
0	Sets P0E$_0$ in input mode
1	Sets P0E$_0$ in output mode

P0EBIO1	Sets P0E$_1$ Input/Output Mode
0	Sets P0E$_1$ in input mode
1	Sets P0E$_1$ in output mode

P0EBIO2	Sets P0E$_2$ Input/Output Mode
0	Sets P0E$_2$ in input mode
1	Sets P0E$_2$ in output mode

P0EBIO3	Sets P0E$_3$ Input/Output Mode
0	Sets P0E$_3$ in input mode
1	Sets P0E$_3$ in output mode

3.8   Specifying Pull-up Resistor Connection

Whether or not a pull-up resistor is connected to port P0E can be specified by the following registers of the register file in 1-bit units when the port is in the input mode*.

3	2	1	0		Address:	On reset:	R/W:
P0EBPU3	P0EBPU2	P0EBPU1	P0EBPU0		RF : 17H	0H	R/W

P0EBPU0	Connects Pull-Up Resistor to $P0E_0$
0	Not connected
1	Connected

P0EBPU1	Connects Pull-Up Resistor to $P0E_1$
0	Not connected
1	Connected

P0EBPU2	Connects Pull-Up Resistor to $P0E_2$
0	Not connected
1	Connected

P0EBPU3	Connects Pull-Up Resistor to $P0E_3$
0	Not connected
1	Connected

*:   To disconnect the pull-up resistor in the output mode, clear the corresponding bit of the P0EBPU register.

4. CLOCK GENERATOR CIRCUIT

4.1 Instruction Execution Time (CPU Clock) Selection

The μPD17215 is equipped with a clock oscillator circuit that supplies clocks to the CPU and hardware peri-pherals. Instruction execution time can be changed in two steps (ordinary mode and high-speed mode) without changing the oscillation frequency.

To change the instruction execution time, change the mode of SYSCK (RF: address 02H) of the register file by using the POKE instruction.

Note, that the mode is actually only changed when the instruction next to the POKE instruction has been executed.

When using the high-speed mode, pay attention to the supply voltage. (Refer to **13. ELECTRICAL SPECIFICATIONS**.)
At reset, the ordinary mode is set.

3	2	1	0	Address:	On reset:	R/W:
0	0	0	SYSCK	RF : 02H	0H	R/W

SYSCK	Selects Instruction Execution Time
0	Ordinary mode $32/f_X$ (8 μs)
1	High-speed mode $16/f_X$ (4 μs)

Figures in ( ): indicate figures when system clock f_X= 4 MHz.

5. 8-BIT TIMER AND REMOTE CONTROLLER CARRIER GENERATOR CIRCUIT

The μPD17215 is equipped with the 8-bit timer which is mainly used to generate the leader pulse of the remote controller signal, and to output codes.

5.1 Configuration of 8-bit Timer (with modulo function)

Figure 5-1 shows the configuration of the 8-bit timer.

As shown in this figure, the 8-bit timer consists of an 8-bit counter (TMC), an 8-bit modulo register (TMM), a comparator that compares the value of the timer with the value of the modulo register, and a selector that selects the operation clock of the 8-bit timer.

To start/stop the 8-bit timer, and to reset the 8-bit counter, TMEN (address 33H, bit 3) and TMRES (address 33H, bit 2) of the register file are used. To select the operation clock of the 8-bit timer, use TMCK1 (address 33H, bit 1) and TMCK0 (address 33H, bit 0) of the register file.

The value of the 8-bit counter is read by using the GET instruction through DBF (data buffer). No value can be set to the 8-bit counter. A value is set to the modulo register by using the PUT instruction through DBF. The value of the modulo register cannot be read.

When the value of the counter coincides with that of the modulo register, an interrupt flag (IRQTM: address 3FH, bit 0) of the register file is set.

TMC

7	6	5	4	3	2	1	0
			8-bit counter				

Address	On reset	R/W
Peripheral register: 05H	00H	R

TMM

7	6	5	4	3	2	1	0
			8-bit modulo register				

Address	On reset	R/W
Peripheral register: 06H	FFH	W

Caution: Do note clear TMM to 0 (IRQTM is not set).

Fig. 5-1 Configuration of 8-bit Timer and Remote Controller Carrier Generator Circuit

Remark: TMM, TMC, NRZLTMM, and NRZHTMM are peripheral registers.

5.2 Function of 8-bit Timer (with modulo function)

3	2	1	0	Address	On reset	R/W
TMEN	TMRES	TMCK1	TMCK0	RF : 33H	8H [*1]	R/W [*2]

TMCK1	TMCK0	8-Bit Timer Clock Source Selection
0	0	Count clock: $f_X/32$ (Measurement time range: 8 μs to 2.048 ms)
0	1	Count clock: $f_X/64$ (Measurement time range: 16 μs to 4.096 ms)
1	0	Count clock : $f_X/256$ (Measurement time range: 64 μs to 16.384 ms)
1	1	Remote control carrier generation circuit output

Value indicated by parentheses is for when
( ): f_{SYS} (system clock) = f_X = 4MHz

TMRES	8-Bit Timer Reset Flag
0	Data read out is always "0"
1	Resets 8-bit counter and IRQTM

TMEN	8-Bit Timer Count Enable Flag
0	Stops 8-bit timer count operation
1	Enable 8-bit timer count operation (falling edge)

*1: When the STOP mode is released, bit 3 must be set.

2: Bit 2 is a write-only bit.

NRZLTMM

7	6	5	4	3	2	1	0	Address	On reset	R/W
×			7-bit modulo register					Peripheral register: 03H	Undefined	R/W

Bit 7	Output Control of REM Pin
0	When NRZ = 1, carrier output to REM pin
1	When NRZ = 1, high-level output to REM pin

NRZHTMM

7	6	5	4	3	2	1	0	Address	On reset	R/W
0			7-bit modulo register					Peripheral register: 04H	Undefined	R/W

Bit 7	
Fixed to 0	

5.3 Carrier Generator Circuit for Remote Controller

μPD17215 is provided with a carrier generator circuit for the remote controller.

The remote controller carrier generator circuit consists of a 7-bit counter, NRZ high-level period setting modulo register (NRZHTMM), and NRZ low-level period setting modulo register (NRZLTMM). The high-level and low-level periods are set in the corresponding modulo registers through the DBF to determine the carrier duty factor and carrier frequency.

The system clock (f_x) is divided by two and is input to the 7-bit counter. Therefore, when a 4-MHz oscillator is used, 2 MHz (0.5 μs) is input to the counter as the clock; when a 32-kHz oscillator (f_{XT}) is used, 16 kHz is input.

The NRZ high-level output period setting modulo register is called NRZHTMM, and the NRZ low-level period setting modulo register is called NRZLTMM. Data is written to these registers by the PUT instruction. The contents for these register are read by the GET instruction.

Bit 7 of NRZLTMM specifies whether the carrier or high level is output to the REM pin. To output the carrier, be sure to clear bit 7 to 0.

### 5.3.1 Remote controller signal output control

The REM pin, which outputs the carrier, is controlled by bits NRZ and NRZBF for the register file and timer 0. While the NRZ content is "1", the clock generated by the remote controller carrier generator circuit is output to the REM pin; while the NRZ content is "0", the REM pin outputs a low level. The NRZBF content is automatically transferred to NRZ by the interrupt signal generated by timer 0. If data is set in NRZBF in advance, the REM pin status changes in synchronization with the timer 0 counting operation.

If the interrupt signal is generated from timer 0 with the REM pin at the high level, NRZ being "1", and the carrier clock at the high level, the REM pin output is not in accordance with the updated content of NRZ, until the carrier clock goes low. This processing is useful for holding the high level pulse width from the output carrier constant (refer to the figure below).

When the content of NRZ is "0", the remote controller carrier generator circuit stops. However, if the clock for timer 0 is output from the remote controller carrier generator circuit, the clock continues to operate, even when the NRZ content becomes "0".

An actual example showing a remote controller signal output to the REM pin is presented below.

When bit 7 of NRZLTMM is 0 (carrier output)

MAX. 500 ns (delay)*
$(f_x = 4$ MHz)

REM pin does not go low until carrier goes low even if NRZ becomes 0

*: Value when (TMCK1, TMCK0) $\neq$ (1, 1).
When (TMCK1, TMCK0) = (1, 1), the value differs depending on how NRZ is manipulated. If NRZ is set by an instruction, the width of the first high-level pulse may be shortened. If NRZ is set by data transferred from NRZBF, the high-level pulse is delayed by the low-level pulse of the carrier clock.

When bit 7 of NRZLTMM is 0 (carrier not output)

3	2	1	0	Address	On reset	R/W
0	0	0	NRZ	RF : 12H	0H	R/W

NRZ	NRZ Data
0	Outputs low level to REM pin
1	Outputs a carrier to REM pin or high level output

3	2	1	0	Address	On reset	R/W
0	0	0	NRZBF	RF : 11H	0H	R/W

NRZBF	NRZ Data Output Next
0	NRZ buffer bit. Transfered to NRZ by interrupt
1	signal for 8-bit timer.

Setting carrier frequency and duty factor

Where the system clock frequency is f_x and carrier frequency is f_c:

$$\ell \text{ (division ratio)} = f_x/(2 \times f_c)$$

ℓ is divided into m:n and is set in the modulo registers as follows:

High-level period set value $= \{\ell \times m/(m + n)\} - 1$
Low-level period set value $= \{\ell \times n/(m + n)\} - 1$

Example: Where f_c = 38 kHz, duty factor (high-level period) = 1/3, and f_x = 4 MHz,

ℓ = 4 MHz/(2 x 38 kHz) = 52.6
m:n = 1:2

From the above, the value of the modulo register is:

High-level period $\fallingdotseq$ 17
Low-level period $\fallingdotseq$ 34

Therefore, the carrier frequency is 37.74 kHz.

Table 5-1 Carrier Frequency List (f_x = 4 MHz)

Set value		t_H (μs)	t_L (μs)	$1/f_C$ (μs)	f_C (kHz)	Duty
NRZHTMM	NRZLTMM					
00H	00H	0.5	0.5	1.0	1000	1/2
01H	02H	1.0	1.5	2.5	400	2/5
04H	04H	2.5	2.5	5.0	200	1/2
09H	09H	5.0	5.0	10.0	100	1/2
0FH	10H	8.0	8.0	16.5	60.6	1/2
0FH	21H	8.0	17.0	25.0	40.0	1/3
11H	21H	9.0	17.0	26.0	38.5	1/3
11H	22H	9.0	17.5	26.5	37.7	1/3
19H	35H	13.0	27.0	40.0	25.0	1/3
3FH	3FH	32.0	32.0	64.0	15.6	1/2
7FH	7FH	64.0	64.0	120.0	7.8	1/2

5.3.2 Countermeasures against noise during transmission (carrier output)

When a signal is transmitted from the transmitter of a remote controller, a peak current of 0.5 to 1 A may flow through the infrared LED. Since two batteries are usually used as the power source of the transmitter, several Ω of equivalent resistance (r) exists in the power source as shown in Fig. 5-2. This resistance increases to 10 to 20 Ω if the supply voltage drops to 2 V. While the carrier is output from the REM pin (while the infrared LED lights), therefore, a high-frequency noise may be generated on the power lines due to the voltage fluctuation that may take place especially during switching.

To minimize the influence on the microcontroller of this high-frequency noise, take the following measures:

<1> Separate the power lines of the microcontroller from the power lines of the infrared LED with the terminals of the batteries at the center. Use thick power lines and keep the wiring short.

<2> Locate the oscillator as close as possible to the microcontroller and shield it with GND lines (as indicated by the shaded portion in the figure below).

<3> Locate the capacitor for stabilization of the power supply closely to the power lines of the microcontroller. Also, use a capacitor to eliminate high-frequency noise.

<4> To prevent data from changing, do not execute an interrupt that requires read/write processing and stack, such as key scan interrupt, and the CALL/RET instruction, while the carrier is output.

<5> To improve the reliability in case of program hang-up, use the watchdog timer (connect the $\overline{\text{WDOUT}}$ and $\overline{\text{RESET}}$ pins).

Fig. 5-2 Example of Countermeasures against Noise

Remarks 1: The INT and $\overline{\text{RESET}}$ pins are multiplexed with test pins (refer to **1.4 NOTES ON USING OF INT AND $\overline{\text{RESET}}$ PINS**).

2: In this figure, the $\overline{\text{RESET}}$ pin is connected to a pull-up resistor by mask option.

6. BASIC INTERVAL TIMER/WATCHDOG TIMER

The basic interval timer has a function to generate the interval timer interrupt signal and watchdog timer reset signal.

6.1 Source Clock for Basic Interval Timer

The system clock (f_x) is divided, to generate the source clock for the basic interval timer. The input clock frequency for the basic interval timer is $f_x/2^7$. When the CPU is set in the STOP mode, the basic interval timer also stops.

6.2 Controlling Basic Interval Timer

The basic interval timer is controlled by the bits on the register file. That is, the basic interval timer is reset by BTMRES. The frequency for the interrupt signal, output by the basic interval timer, is selected by BTMMD, and the watchdog timer is reset by WDTRES.

Fig. 6-1   Basic Interval Timer Configuration

3	2	1	0	Address	On reset	R/W
WDTRES	BTMCK	BTMRES	0	RF : 03H	0H	R/W*

BTMRES	Basic Interval Timer Reset
0	Data read out is always "0"
1	Writing "1" resets basic interval timer

BTMCK	Basic Interval Timer Mode Selection
0	Generates interrupt signal IRQBTM every $f_x/2^{20}$
1	Generates interrupt signal IRQBTM every $f_x/2^{18}$

WDTRES	Watchdog Timer Reset
0	Data read out is always "0"
1	Writing "1" resets watchdog timer ($f_x/2^{21}$ counter)

*:   Bits 1 and 3 are write-only bits.

6.3 Operation Timing for Watchdog Timer

The basic interval timer can be used as a watchdog timer.

Unless the watchdog timer is reset within a fixed time*, it judges that "the program has hung up", and the μPD17215 is reset. It is therefore necessary to reset through programming the watchdog timer with in a fixed time.

The watchdog timer can be reset by setting WDTRES to 1.

*: Fixed time: approx. 340 ms (at 4 MHz)

Coutions 1: The watchdog timer cannot be reset in the shaded range in Fig. 6-2. Therefore, set WDTRES before both the $f_x/2^{21}$ and $f_x/2^{20}$ signals go high.

2: Refer to 9. RESET for the $\overline{\text{WDOUT}}$ pin function.

Fig. 6-2 Watchdog Timer Operation Timing

7. INTERRUPT FUNCTIONS

7.1 Interrupt Sources

μPD17217 is provided with three interrupt sources.

When an interrupt has been accepted, the program execution automatically branches to a predetermined address, which is called a vector address. A vector address is assigned to each interrupt source, as shown in Table 7-1.

Table 7-1 Vector Address

Priority	Interrupt Source	Ext/Int	Vector Address
1	8-bit timer	Internal	0003H
2	INT pin rising and falling edges	External	0002H
3	Basic interval timer	Internal	0001H

When more than one interrupt request is issued at the same time, the interrupts are accepted in sequence, starting from the one with the highest priority.

Whether an interrupt is enabled or disabled is specified by the EI or DI instruction. The basic condition under which an interrupt is accepted is that the interrupt is enabled by the EI instruction. While the DI instruction is executed, or while an interrupt is accepted, the interrupt is disabled.

To enable accepting an interrupt after the interrupt has been processed, the EI instruction must be executed before the RETI instruction. Accepting the interrupt is enabled by the EI instruction after the instruction next to the EI instruction has been executed. Therefore, no interrupt can be accepted between the EI and RETI instructions.

Caution: **In interrupt processing, only the BCD, CMP, CY, Z, IXE flags are automatically saved to the stack by the hardware, to a maximum of three levels. Also, within the interrupt processing contents, when peripheral hardware (timer, A/D converter, etc.) is accessed, the DBF and WR contents are not saved by the hardware. Accordingly, it is recommended that at the beginning of interrupt processing DBF and WR be saved by software to RAM, and immediately before finishing interrupt processing the saved contents be returned to thier original location.**

7.2   Hardware of Interrupt Control Circuit

This section describes the flags of the interrupt control circuit.

(1) Interrupt request flag and interrupt enable flag

The interrupt request flag (IRQxxx) is set to 1 when an interrupt request is generated, and is automatically cleared to 0 when the interrupt processing is excuted.

An interrupt enable flag (IPxxx) is provided to each interrupt request flag. When the IPxxx flag is 1, the interrupt is enabled; when it is 0, the interrupt is disabled.

(2) EI/DI instruction

Whether an accepted interrupt is executed or not is specified by the EI or DI instruction.

When the EI instruction is executed, INTE (interrupt enable flag), which enables the interrupt, is set to 1. The INTE flag is not registered on the register file. Consequently, the status of this flag cannot be checked by an instruction.

The DI flag clears the INTE flag to 0 to disable all the interrupts.

The INTE flag is also cleared to 0 at reset, disabling all the interrupts.

Table 7-2   Interrupt Request Flags and Interrupt Enable Flag

Interrupt Request Flag	Signal Setting Interrupt Request Flag	Interrupt Enable Flag
IRQTM	Reset by 8-bit timer.	IPTM
IRQ	Set when edge of INT pin input signal is detected	IP
IRQBTM	Reset by basic interval timer.	IPBTM

7.2.1 INT

This flag reads the INT pin status.

When a high level is input to the INT pin, this flag is set to "1"; when a low level is input, the flag is reset to "0".

3	2	1	0	Address	On reset	R/W
0	0	0	INT	RF : 0FH	Undefined	R

INT	INT Pin Level Detection
0	INT pin : Low level
1	INT pin : High level

7.2.2 IEG

This pin selects the interrupt edge to be detected on the INT pin.

When this flag is "0", the interrupt is detected at the rising edge; when it is "1", the interrupt is detected at the falling edge.

3	2	1	0	Address	On reset	R/W
0	0	0	IEG	RF : 1FH	0H	R/W

IEG	INT Pin Interrupt Detection Edge Selection
0	Rising edge of INT pin
1	Falling edge of INT pin

7.2.3   Interrupt enable flag

This flag enables each interrupt source. When this flag is "1", the corresponding interrupt is enabled; when it is "0", the interrupt is disabled.

3	2	1	0	Address	On reset	R/W
0	IPBTM	IP	IPTM	RF : 2FH	0H	R/W

IPTM	8-Bit Timer Interrupt Enable Flag
0	Disables interrupt acceptance by 8-bit timer
1	Enables interrupt acceptance by 8-bit timer

IP	INT Pin Interrupt Enable Flag
0	Disables interrupt acceptance by INT pin input
1	Enables interrupt acceptance by INT pin input

IPBTM	Basic Interval Timer Interrupt Enable Flag
0	Disables interrupt acceptance by basic interval timer
1	Enables interrupt acceptance by basic interval timer

7.2.4   IRQ

This is an interrupt request flag that indicates the interrupt request status.

When an interrupt request is generated, this flag is set to "1". When the interrupt has been accepted, the interrupt request flag is reset to "0".

The interrupt request flag can be read or written by the program. Therefore, when it is set to "1", an interrupt can be generated by the software. By writing "0" to the flag, the interrupt pending status can be canceled.

| 3	2	1	0	Address	On reset	R/W
0	0	0	IRQBTM	RF : 3DH	0H	R/W

IRQBTM	Basic Interval Timer Interrupt Request Flag
0	Interrupt request has not been made.
1	Basic interval timer interrupt request has been made.

3	2	1	0	Address	On reset	R/W
0	0	0	IRQ	RF : 3EH	0H	R/W

IRQ	INT Pin Interrupt Request Flag
0	Interrupt request has not been made.
1	Interrupt request has been made at rising edge or falling edge of INT input.

3	2	1	0	Address	On reset	R/W
0	0	0	IRQTM	RF : 3FH	1H*	R/W

IRQTM	8-Bit Timer Interrupt Request Flag
0	Interrupt request has not been made.
1	8-bit timer interrupt request has been made.

*: 1H is also set after releasing STOP mode.

NEC

7.3   Interrupt Sequence

If IRQxxx flag is set to "1" when IPxxx flag is "1", interrupt processing is started after the instruction cycle of the instruction executed when IRQxxx flag was set has ended. Since the MOVT instruction, EI instruction, and the instruction which matches the condition to skip use two instruction cycles, the interrupt enabled while this instruction is executed is processed after the second instruction cycle is over.

If IPxxx flag is "0", the interrupt processing is not performed even if IRQxxx flag is set, until IPxx flag is set.

If two or more interrupts are enabled simultaneously, the interrupts are processed starting from the one with the highest priority. The interrupt with the lower priority is kept pending until the processing of the interrupt with the higher priority is finished.

7.3.1   Operations when interrupt is accepted

When an interrupt has been accepted, the CPU performs processing in the following sequence:

```
┌─────────────────────────────────────┐
│      Clears IRQ××× corresponding to   │
│    INTE flag and accepted interrupt   │
└─────────────────────────────────────┘
                   │
                   ▼
┌─────────────────────────────────────┐
│   Decrements value of stack pointer   │
│              by 1 (SP-1)              │
└─────────────────────────────────────┘
                   │
                   ▼
┌─────────────────────────────────────┐
│     Saves contents of program counter │
│     to stack addressed by stack       │
│     pointer                           │
└─────────────────────────────────────┘
                   │
                   ▼
┌─────────────────────────────────────┐
│  Loads vector address to program      │
│  counter                              │
└─────────────────────────────────────┘
                   │
                   ▼
┌─────────────────────────────────────┐
│ Save contents of PSWORD to interrupt  │
│ stack register                        │
└─────────────────────────────────────┘
```

One instruction cycle is required to perform the above processing.

7.3.2   Returning from interrupt processing routine

To return from an interrupt processing routine, use the RETI instruction.

Then the following processing is executed within an instruction cycle.

```
┌─────────────────────────────────────┐
│   Loads contents of stack addressed by │
│   stack pointer to program counter     │
└─────────────────────────────────────┘
                    │
                    ▼
┌─────────────────────────────────────┐
│      Loads contents of interrupt       │
│      stack register to PSWORD          │
└─────────────────────────────────────┘
                    │
                    ▼
┌─────────────────────────────────────┐
│   Increments value of stack pointer by 1 │
└─────────────────────────────────────┘
```

To enable an interrupt after the processing of an interrupt has been finished, the EI instruction must be executed immediately before the RETI instruction.

Accepting the interrupt is enabled by the EI instruction after the instruction next to the EI instruction has been executed. Therefore, the interrupt is not accepted between the EI and RETI instructions.

8. STANDBY FUNCTIONS

μPD17215 is provided with HALT and STOP modes as standby functions. By using the standby function, current dissipation can be reduced.

In the HALT mode, the program is not executed, but the system clock f_x is not stopped. This mode is maintained, until the HALT mode release condition is satisfied.

In the STOP mode, the system clock is stopped and program execution is stopped. This mode is maintained, until the STOP mode release condition is satisfied.

The HALT mode is set, when the HALT instruction has been executed. The STOP mode is set, when the STOP instruction has been executed.

8.1 HALT Mode

In this mode, program execution is temporarily stopped, with the main clock continuing oscillating, to reduce current dissipation. Use the HALT instruction to set the HALT mode.

The HALT mode releasing condition can be specified by the operand for the HALT instruction, as shown in Table 8-1.

After the HALT mode has been released, the operation is performed as shown in Table 8-1 and Figure 8-2.

Caution: **Do not execute an instruction that clears the interrupt request flag (IRQxxx) for which the interrupt enable flag (IPxxx) is set immediately before the HALT 8H instruction; otherwise, the HALT mode may not be set.**

Table 8-1   HALT Mode Releasing Conditions

Operand Value	Releasing Conditions
0010B (02H)	When interrupt request (IRQTM) occurs for 8-bit timer
1000B (08H)	<1> When interrupt request (IRQTM, IRQWTM, or IRQ), whose interrupt enable flag (IPTM, IPBTM, or IP) is set, occurs <2> When any of $P0A_0$-$P0A_3$ and $P0B_0$-$P0B_3$ pins goes low
Other Than Above	Inhibited

Table 8-2   Operations After HALT Mode Release (1/2)

(a)　HALT 08H

HALT Mode Released by:	Interrupt Status	Interrupt Enable Flag	Operations after HALT Mode Release
Low-Level Input of $P0A_0$-$P0A_3$, $P0B_0$-$P0B_3$	Don't care	Don't care	Instruction next to HALT is executed
When Release Condition Is Satisfied by Interrupt	DI	Disabled	Standby mode is not released
		Enabled	Instruction next to HALT is executed
	EI	Disabled	Standby mode is not released
		Enabled	Branches to interrupt vector address

Table 8-2   Operations After HALT Mode Release (2/2)

(b)   HALT 02H

HALT Mode Released by:	Interrupt Status	Interrupt Enable Flag	Operations after HALT Mode Release
8-Bit Timer	DI	Disabled	Instructions are executed from the instruction next to the HALT instruction.
		Enabled	
	EI	Disabled	
		Enabled	Branches to interrupt vector address

8.2   HALT Instruction Execution Conditions

The HALT instruction can be executed, only under special conditions, as shown in Table 8-3, to prevent the program from hangup.

If the conditions in Table 8-3 are not satisfied, the HALT instruction is treated as an NOP instruction.

Table 8-3   HALT Instruction Execution Conditions

Operand Value	Execution Conditions
0010B (02H)	When all interrupt request flags (IRQTM) of 8-bit timer are reset
1000B (08H)	<1> When interrupt request flag is reset, corresponding to interrupt whose interrupt enable flag (IPTM, IPBTM, or IP) is set <2> When high level is input to all $P0A_0$-$P0A_3$ and $P0B_0$-$P0B_3$ pins
Other Than Above	Inhibited

8.3   STOP Mode

In the STOP mode, the system clock (f_x) oscillation is stopped and the program execution is stopped to minimize current dissipation.

To set the STOP mode, use the STOP instruction.

The STOP mode releasing condition can be specified by the STOP instruction operand, as shown in Table 8-4.

After the STOP mode has released, the operation is performed as follows:

<1> Resets IRQTM.
<2> Starts the basic interval timer and watchdog timer (does not reset).
<3> Resets and starts the 8-bit timer.
<4> Executes the instruction next to [STOP 8H] when the current value of the 8-bit counter coincides with the value of the modulo register (IRQTM is set).

The μPD17215 oscillator circuit is stopped, when the STOP instruction has been executed (i.e., in the STOP mode). Oscillation is not resumed, until the STOP mode is released. After the STOP mode has been released, the HALT mode is set. Set the time required to release the HALT mode by using the timer with modulo function.

The time that elapses, after the STOP mode has been released by occurrence of an interrupt, until an operation mode is set, is shown in the following table.

8-Bit Modulo Register Set Value (TMM)	Time Required to Set Operation Mode after STOP Mode Release
	At 4 MHz
40H	4.160 ms (64 μs $\times$ 65)
FFH	16.384 ms (64 μs $\times$ 256)

Remark: Set the 8-bit modulo timer before executing STOP instruction.

Caution: **Do not execute an instruction that clears the interrupt request flag (IRQxxx) for which the interrupt enable flag (IPxxx) is set immediately before the STOP 8H instruction; otherwise, the STOP mode may not be set.**

Table 8-4   STOP Mode Releasing Conditions

Operand Value	Releasing Conditions
1000B (08H)	When any of P0A$_0$-P0A$_3$ and P0B$_0$-P0B$_3$ pins goes low
Others	Inhibited

8.4 STOP Instruction Execution Conditions

The STOP instruction can be executed, only under special conditions, as shown in Table 8-5, to prevent the program from hangup.

If the conditions in Table 8-5 are not satisfied, the STOP instruction is treated as an NOP instruction.

Table 8-5   STOP Instruction Execution Conditions

Operand Value	Execution Conditions
1000B (08H)	High level input for all $P0A_0$-$P0A_3$ and $P0B_0$-$P0B_3$ pins
Others	Inhibited

## 8.5 Releasing Standby Mode

Operations for releasing the STOP and HALT modes will be as shown in Fig. 8-1.

Fig. 8-1   Operations After Standby Mode Release

(a)   Releasing STOP mode by interrupt

(b)   Releasing HALT mode by interrupt

Remark: The dotted line indicates the operation to be performed when the interrupt request, releasing the standby mode, has been accepted.

9. RESET

9.1 Reset by Reset Signal Input

When a low-level signal more than 50 μs is input to the $\overline{\text{RESET}}$ pin, μPD17215 is reset.

When the system is reset, the oscillator circuit remains in the HALT mode and then enters an operation mode, like when the STOP mode has been released. The wait time, after the reset signal has been removed, is 16.384 ms (f_x = 4 MHz).

On power application, input the reset signal at least once because the internal circuitry operations are not stable. When μPD17215 is reset, the following initialization takes place:

(1) Program counter is reset to 0.

(2) Flags in the register file are initialized to their default values (for the default values, refer to Fig. 11-1 Register Files).

(3) The default value (0320H) is written to the data buffer (DBF).

(4) The hardware peripherals are initialized.

(5) The system clock (f_x) stops oscillation.

When the $\overline{\text{RESET}}$ pin is made high, the system clock starts oscillating, and the program execution starts from address 0 about 16 ms (at 4 MHz) later.

Fig. 9-1 Reset Operation by $\overline{\text{RESET}}$ Input

9.2 Reset by Watchdog Timer (Connect $\overline{\text{RESET}}$ and $\overline{\text{WDOUT}}$ pins)

When the watchdog timer operates during program execution, a low level is output to the $\overline{\text{WDOUT}}$ pin, and the program counter is reset to 0.

If the watchdog timer is not reset for a fixed period of time, the program can be restarted from address 0H.

Program so that the watchdog timer is reset at intervals of within 340 ms (at f_x = 4 MHz) (set the WDTRES flag).

9.3 Reset by Stack Pointer (Connect $\overline{\text{RESET}}$ and $\overline{\text{WDOUT}}$ pins)

When the value of the stack pointer reaches 6H or 7H during program execution, a low level is output to the $\overline{\text{WDOUT}}$ pin, and the program counter is reset to 0.

If the nesting level of the interrupt or subroutine call exceeds 5 (stack over flow), or if the return instruction is executed without correspondence between CALL and return (RET) instructions established, then regardless of a stack level of 0 (stack underflow), the program can be restarted from address 0H.

Table 9-1 Status of Each Hardware After Reset

Hardware		$\overline{\text{RESET}}$ Input During Standby Mode	$\overline{\text{RESET}}$ Input During Operation
Program Counter (PC)		0000H	0000H
Port	Input/output	Input	Input
	Output latch	0	0
Data Memory (RAM)	General-purpose data memory (Except DBF, port register)	Retains previous status	Undefined
	DBF	0320H	0320H
	System register (SYSREG)	0	0
	WR	Retains previous status	Undefined
Control Register		Refer to **Fig. 11-1 Register Files**	
8-bit Timer	Counter (TMC)	00H	00H
	Modulo register (TMM)	FFH	FFH
Remote Controller Carrier Generator	NRZ high level period setting modulo register (NRZHTMM)	Retains previous status	Undefined
	NRZ low level period setting modulo register (NRZLTMM)		
Basic Interval Timer/Watchdog Timer Counter		00H	00H

10. LOW-VOLTAGE DETECTOR CIRCUIT (CONNECT $\overline{\text{RESET}}$ AND $\overline{\text{WDOUT}}$ PINS)

The low-voltage detector circuit outputs a low level from the $\overline{\text{WDOUT}}$ pin for initialization (reset) to prevent program hang-up that may take place when the batteries are replaced, if the circuit detects a low voltage.

A drop in the supply voltage is detected if the status of T_A = -10 to +85°C, V_{DD} = 0.8 to 2.2 V lasts for 1 ms or longer. Note, however, that 1 ms is the guaranteed value and that the microcontroller may be reset even if the above low-voltage condition lasts for less than 1 ms.

Although the voltage at which the the reset function is effected ranges from 0.8 to 2.2 V, the program counter is prevented from hang-up even if the supply voltage drops until the reset function is effected, if the instruction execution time is from 8 to 32 μs. Note that some oscillators stop oscillating before the reset function is effected.

The low-voltage detector circuit can be set arbitrarily by the mask option.

Caution: **Connect a diode and a capacitor to the $\overline{\text{RESET}}$ pin as shown below to stabilize the operation.**

Remark: In this figure, the $\overline{\text{RESET}}$ pin is connected to a pull-up resistor by the mask option.

11. ASSEMBLER RESERVED WORDS

11.1 Mask Option Directives

When developing the µPD17215 program, mask options must be specified by using mask option directives in the program.

The $\overline{\text{RESET}}$ pin for µPD17215 requires a mask option to be specified.

11.1.1 OPTION and ENDOP directives

That portion of the program enclosed by the OPTION and ENDOP directives is called a mask option definition block. This block is described in the following format:

Description:

Symbol	Mnemonic	Operand	Comment
[Label:]	OPTION		[;Comment]
	⋮		
	ENDOP		

11.1.2 Mask option definition directives

Table 19-1 lists the directives that can be used in the mask option definition block.

Here is an example of mask option definition:

Description format:

Symbol field	Mnemonic field	Operand field	Comment field
	OPTION		
	OPTRES	PULLUP	; RESET pin has pull-up resistors.
	OPTPOC	USEPOC	; Internal low-voltage detector circuit
	ENDOP		

Table 11-1 Mask Option Definition Directives

Name	Directive	Operands	1st Operand	2nd Operand	3rd Operand	4th Operand
RESET	OPTRES	1	Mask option of RESET PULLUP (w/pull-up resistor) OPEN (w/o pull-up resistor)			
POC	OPTPOC	1	USEPOC (low-voltage detector circuit provided) NOUSEPOC (low-voltage detector circuit not provided)			

11.2 Reserved Symbols

The symbols defined by the μPD17215 device file are listed in Table 11-2.

The defined symbols are the following register file names, port names, and peripheral hardware names.

11.2.1 Register file

The names of the symbols assigned to the register file are defined. These registers are accessed by the PEEK and POKE instructions through the window register (WR). Fig. 11-1 shows the register file.

11.2.2 Registers and ports on data memory

The names of the registers assigned at addresses 00H through 7FH on the data memory and the names of ports assigned to address 70H and those that follow, and system register names are defined. Fig. 11-2 shows the data memory configuration.

11.2.3 Peripheral hardware

The names of peripheral hardware accessed by the GET and PUT instructions are defined. Table 11-3 shows the peripheral hardware.

Table 11-2 Reserved Symbols (1/2)

Symbol Name	Attribute	Value	R/W	Description
DBF3	MEM	0.0CH	R/W	Bits 15-12 of data buffer
DBF2	MEM	0.0DH	R/W	Bits 11-8 of data buffer
DBF1	MEM	0.0EH	R/W	Bits 7-4 of data buffer
DBF0	MEM	0.0FH	R/W	Bits 3-0 of data buffer
AR3	MEM	0.74H	R	Bits 15-12 of address register
AR2	MEM	0.75H	R/W	Bits 11-8 of address register
AR1	MEM	0.76H	R/W	Bits 7-4 of address register
AR0	MEM	0.77H	R/W	Bits 3-0 of address register
WR	MEM	0.78H	R/W	Window register
BANK	MEM	0.79H	R	Bank register
IXH	MEM	0.7AH	R	Bits 11-8 of index register
MPH	MEM	0.7AH	R	Bits 7-4 of memory pointer
MPE	FLG	0.7AH.3	R/W	Memory pointer enable flag
IXM	MEM	0.7BH	R/W	Bits 7-4 of index register
MPL	MEM	0.7BH	R/W	Bits 3-0 of memory pointer
IXL	MEM	0.7CH	R/W	Bits 3-0 of index register
RPH	MEM	0.7DH	R	Bits 7-4 of register pointer
RPL	MEM	0.7EH	R/W	Bits 3-0 of register pointer
PSW	MEM	0.7FH	R/W	Program status word
BCD	FLG	0.7EH.0	R/W	BCD flag
CMP	FLG	0.7FH.3	R/W	Compare flag
CY	FLG	0.7FH.2	R/W	Carry flag
Z	FLG	0.7FH.1	R/W	Zero flag
IXE	FLG	0.7FH.0	R/W	Index register enable flag
P0A0	FLG	0.70H.0	R/W	Bit 0 of port 0A
P0A1	FLG	0.70H.1	R/W	Bit 1 of port 0A
P0A2	FLG	0.70H.2	R/W	Bit 2 of port 0A
P0A3	FLG	0.70H.3	R/W	Bit 3 of port 0A
P0B0	FLG	0.71H.0	R/W	Bit 0 of port 0B
P0B1	FLG	0.71H.1	R/W	Bit 1 of port 0B
P0B2	FLG	0.71H.2	R/W	Bit 2 of port 0B
P0B3	FLG	0.71H.3	R/W	Bit 3 of port 0B
P0C0	FLG	0.72H.0	R/W	Bit 0 of port 0C
P0C1	FLG	0.72H.1	R/W	Bit 1 of port 0C
P0C2	FLG	0.72H.2	R/W	Bit 2 of port 0C
P0C3	FLG	0.72H.3	R/W	Bit 3 of port 0C
P0D0	FLG	0.73H.0	R/W	Bit 0 of port 0D
P0D1	FLG	0.73H.1	R/W	Bit 1 of port 0D
P0D2	FLG	0.73H.2	R/W	Bit 2 of port 0D
P0D3	FLG	0.73H.3	R/W	Bit 3 of port 0D

Table 11-2 Reserved Symbols (2/2)

Symbol Name	Attribute	Value	R/W	Description
P0E0	FLG	0.6FH.0	R/W	Bit 0, port 0E
P0E1	FLG	0.6FH.1	R/W	Bit 1, port 0E
P0E2	FLG	0.6FH.2	R/W	Bit 2, port 0E
P0E3	FLG	0.6FH.3	R/W	Bit 3, port 0E
SP	MEM	0.81H	R/W	Stack pointer
SYSCK	FLG	0.82H.0	R/W	Selects system clock
WDTRES	FLG	0.83H.3	R/W	Resets watchdog timer
BTMCK	FLG	0.83H.2	R/W	Selects basic interval timer mode
BTMRES	FLG	0.83H.1	R/W	Resets basic interval timer mode
INT	FLG	0.8FH.0	R	INT pin status
NRZBF	FLG	0.91H.0	R/W	NRZ buffer data
NRZ	FLG	0.92H.0	R/W	NRZ data
P0EBPU0	FLG	0.97H.0	R/W	Pull-up resistor setting flag for P0E$_0$
P0EBPU1	FLG	0.97H.1	R/W	Pull-up resistor setting flag for P0E$_1$
P0EBPU2	FLG	0.97H.2	R/W	Pull-up resistor setting flag for P0E$_2$
P0EBPU3	FLG	0.97H.3	R/W	Pull-up resistor setting flag for P0E$_3$
IEG	FLG	0.9FH.0	R/W	Selects interrupt edge for INT pin
P0EBIO0	FLG	0.0A7H.0	R/W	I/O setting flag, P0E$_0$
P0EBIO1	FLG	0.0A7H.1	R/W	I/O setting flag, P0E$_1$
P0EBIO2	FLG	0.0A7H.2	R/W	I/O setting flag, P0E$_2$
P0EBIO3	FLG	0.0A7H.3	R/W	I/O setting flag, P0E$_3$
IPBTM	FLG	0.0AFH.2	R/W	Interrupt enable flag of basic interval timer
IP	FLG	0.0AFH.1	R/W	INT interrupt enable flag
IPTM	FLG	0.0AFH.0	R/W	8-bit timer interrupt enable flag
TMEN	FLG	0.0B3H.3	R/W	8-bit timer count enable flag
TMRES	FLG	0.0B3H.2	R/W	8-bit timer reset flag
TMCK1	FLG	0.0B3H.1	R/W	Selects clock source for 8-bit timer
TMCK0	FLG	0.0B3H.0	R/W	Selects clock source for 8-bit timer
IRQBTM	FLG	0.0BDH.0	R/W	Basic interval timer interrupt request flag
IRQ	FLG	0.0BEH.0	R/W	INT interrupt request flag
IRQTM	FLG	0.0BFH.0	R/W	8-bit timer interrupt request flag
TMC	DAT	05H	R	8-bit counter
TMM	DAT	06H	W	8-bit modulo register
NRZLTMM	DAT	03H	R/W	NRZ low level period setting modulo register
NRZHTMM	DAT	04H	R/W	NRZ high level period setting modulo register
AR	DAT	40H	R/W	Address register

Fig. 11-1 Register Files (1/2)

Row Address	Bit	0	1	2	3	4	5	6	7
		*	*	*	*	*	*	*	*
0	Bit 3		0	0 0	WDTRES 0				
	Bit 2		SP 1	0 0	BTMCK 0				
	Bit 1		0	0 0	BTMRES 0				
	Bit 0		1	SYSCK 0	0 0				
1	Bit 3		0	0 0 0	0				P0EBPU3 0
	Bit 2		0	0 0 0	0				P0EBPU2 0
	Bit 1		0	0 0 0	0				P0EBPU1 0
	Bit 0		NRZBF 0	NRZ 0					P0EBPU0 0
2	Bit 3								P0EBIO3 0
	Bit 2								P0EBIO2 0
	Bit 1								P0EBIO1 0
	Bit 0								P0EBIO0 0
3	Bit 3				TMEN 1				
	Bit 2				TMRES 0				
	Bit 1				TMCK1 0				
	Bit 0				TMCK0 0				

*: On reset

Fig. 11-2 Data Memory Configuration

Column address: 0 1 2 3 4 5 6 7 8 9 A B C D E F

Row address: 0–7

Row 0, columns C–F: DBF3 DBF2 DBF1 DBF0 ← DBF

Columns C–F, Row 6: ← P0E$_0$ -P0E$_3$

System register: AR3 | AR2 | AR1 | AR0 | WR | BANK | IXH | IXM | IXL | RPH | RPL | PSW

P0D$_0$ -P0D$_3$

P0C$_0$ -P0C$_3$

P0B$_0$ -P0B$_3$

P0A$_0$ -P0A$_3$

56

Fig. 11-1 Register Files (2/2)

Column Address → Row Address ↓		8 *		9 *		A *		B *		C *		D *		E *		F *	
0	Bit 3															0	0
	Bit 2															0	0
	Bit 1															0	0
	Bit 0															INT	P
1	Bit 3															0	0
	Bit 2															0	0
	Bit 1															0	0
	Bit 0															IEG	0
2	Bit 3															0	0
	Bit 2															IPBTM	0
	Bit 1															IP	0
	Bit 0															IPTM	0
3	Bit 3										0	0	0	0	0	0
	Bit 2										0	0	0	0	0	0
	Bit 1										0	0	0	0	0	0
	Bit 0										IRQBTM	0	IRQ	0	IRQTM	1

*: On reset

P: When INT pin is high level, 1 or when INT pin is low level, 0.

Table 11-3 Peripheral Hardwre

Name	Address	Valid Bit	Description
TMC	05H	8	8-bit timer count register
TMM	06H	8	8-bit timer modulo register
NRZLTMM	03H	8	Low level period setting modulo register for remote controller carrier generation
NRZHTMM	04H	8	High level period setting modulo register for remote controller carrier generation
AR	40H	16	Address register

12. INSTRUCTION SET

12.1 Instruction Set Outline

b14-b11 BIN.	HEX.	b15 = 0		b15 = 1	
0 0 0 0	0	ADD	r, m	ADD	m, #n4
0 0 0 1	1	SUB	r, m	SUB	m, #n4
0 0 1 0	2	ADDC	r, m	ADDC	m, #n4
0 0 1 1	3	SUBC	r, m	SUBC	m, #n4
0 1 0 0	4	AND	r, m	AND	m, #n4
0 1 0 1	5	XOR	r, m	XOR	m, #n4
0 1 1 0	6	OR	r, m	OR	m, #n4
0 1 1 1	7	INC	AR		
		INC	IX		
		MOVT	DBF, @AR		
		BR	@AR		
		CALL	@AR		
		RET			
		RETSK			
		EI			
		DI			
		RETI			
		PUSH	AR		
		POP	AR		
		GET	DBF, p		
		PUT	p, DBF		
		PEEK	WR, rf		
		POKE	rf, WR		
		RORC	r		
		STOP	s		
		HALT	h		
		NOP			
1 0 0 0	8	LD	r, m	ST	m, r
1 0 0 1	9	SKE	m, #n4	SKGE	m, #n4
1 0 1 0	A	MOV	@r, m	MOV	m, @r
1 0 1 1	B	SKNE	m, #n4	SKLT	m, #n4
1 1 0 0	C	BR	addr (Page 0)	CALL	addr
1 1 0 1	D	BR	addr (Page 1)	MOV	m, #n4
1 1 1 0	E	BR	addr (Page 2)	SKT	m, #n
1 1 1 1	F	BR	addr (Page 3)	SKF	m, #n

12.2   Legend

AR	:	Address register
ASR	:	Address stack register specified by stack pointer
addr	:	Program memory address (lower 11 bits)
BANK	:	Bank register
CMP	:	Compare register
CY	:	Carry flag
DBF	:	Data buffer
h	:	Halt releasing condition
INTEF	:	Interrupt enable flag
INTR	:	Register automatically saved to stack in case of interrupt
INTSK	:	Interrupt stack register
IX	:	Index register
MP	:	Data memory row address pointer
MPE	:	Memory pointer enable flag
m	:	Data memory address specified by m_R, m_C
m_R	:	Data memory row address (high)
m_C	:	Data memory column address (low)
n	:	Bit position (4 bits)
n4	:	Immediate data (4 bits)
PAGE	:	Page (bit 11 and 12 of program counter)
PC	:	Program counter
p	:	Peripheral address
p_H	:	Peripheral address (higher 3 bits)
p_L	:	Peripheral address (lower 4 bits)
r	:	General register column address
rf	:	Register file address
rf_R	:	Register file address (higher 3 bits)
rf_C	:	Register file address (lower 4 bits)
SP	:	Stack pointer
s	:	Stop releasing condition
WR	:	Window register
$(\times)$	:	Contents addressed by $\times$

12.3 List of Instruction Sets

Group	Mnemonic	Operand	Operation	Instruction Code OP Code	Operand		
Addition	ADD	r, m	$(r) \leftarrow (r) + (m)$	00000	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) + n4$	10000	m_R	m_C	n4
	ADDC	r, m	$(r) \leftarrow (r) + (m) + CY$	00010	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) + n4 + CY$	10010	m_R	m_C	n4
	INC	AR	$AR \leftarrow AR + 1$	00111	000	1001	0000
		IX	$IX \leftarrow IX + 1$	00111	000	1000	0000
Subtrac-tion	SUB	r, m	$(r) \leftarrow (r) - (m)$	00001	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) - n4$	10001	m_R	m_C	n4
	SUBC	r, m	$(r) \leftarrow (r) - (m) - CY$	00011	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) - n4 - CY$	10011	m_R	m_C	n4
Logical	OR	r, m	$(r) \leftarrow (r) \vee (m)$	00110	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) \vee n4$	10110	m_R	m_C	n4
	AND	r, m	$(r) \leftarrow (r) \wedge (m)$	00100	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) \wedge n4$	10100	m_R	m_C	n4
	XOR	r, m	$(r) \leftarrow (r) \,\forall\, (m)$	00101	m_R	m_C	r
		m, #n4	$(m) \leftarrow (m) \,\forall\, n4$	10101	m_R	m_C	n4
Judge	SKT	m, #n	$CMP \leftarrow 0$, if $(m) \wedge n = n$, then skip	11110	m_R	m_C	n
	SKF	m, #n	$CMP \leftarrow 0$, if $(m) \wedge n = 0$, then skip	11111	m_R	m_C	n
Compare	SKE	m, #n4	(m)-n4, skip if zero	01001	m_R	m_C	n4
	SKNE	m, #n4	(m)-n4, skip if not zero	01011	m_R	m_C	n4
	SKGE	m, #n4	(m)-n4, skip if not borrow	11001	m_R	m_C	n4
	SKLT	m, #n4	(m)-n4, skip if borrow	11011	m_R	m_C	n4
Rotate	RORC	r	$\blacktriangleright CY \to (r)_{b3} \to (r)_{b2} \to (r)_{b1} \to (r)_{b0}$	00111	000	0111	r
Transfer	LD	r, m	$(r) \leftarrow (m)$	01000	m_R	m_C	r
	ST	m, r	$(m) \leftarrow (r)$	11000	m_R	m_C	r
	MOV	@r, m	if MPE = 1 : $(MP, (r)) \leftarrow (m)$ if MPE = 0 : $(BANK, m_R, (r)) \leftarrow (m)$	01010	m_R	m_C	r
		m, @r	if MPE = 1 : $(m) \leftarrow (MP, (r))$ if MPE = 0 : $(m) \leftarrow (BANK, m_R, (r))$	11010	m_R	m_C	r
		m, #n4	$(m) \leftarrow n4$	11101	m_R	m_C	n4
	MOVT	DBF, @AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$ $DBF \leftarrow (PC)$, $PC \leftarrow ASR$, $SP \leftarrow SP + 1$	00111	000	0001	0000

Group	Mnemonic	Operand	Operation		Instruction Code			
					OP Code	Operand		
Transfer	PUSH	AR	$SP \leftarrow SP - 1$, $ASR \leftarrow AR$		00111	000	1101	0000
	POP	AR	$AR \leftarrow ASR$, $SP \leftarrow SP +1$		00111	000	1100	0000
	PEEK	WR, rf	$WR \leftarrow (rf)$		00111	rf_R	0011	rf_C
	POKE	rf, WR	$(rf) \leftarrow WR$		00111	rf_R	0010	rf_C
	GET	DBF, p	$(DBF) \leftarrow (p)$		00111	p_H	1011	p_L
	PUT	p, DBF	$(p) \leftarrow (DBF)$		00111	p_H	1010	p_L
Branch	BR	addr	μPD17215	$PC_{10-0} \leftarrow addr$	01100	addr		
			μPD17216	$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 0$	01100			
				$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 1$	01101			
			μPD17217	$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 0$	01100			
				$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 1$	01101			
				$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 2$	01110			
			μPD17218	$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 0$	01100			
				$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 1$	01101			
				$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 2$	01110			
				$PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 3$	01111			
		@AR	$PC \leftarrow AR$		00111	000	0100	0000
Sub-routine	CALL	addr	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC_{10-0} \leftarrow addr$, $PAGE \leftarrow 0$		11100		addr	
		@AR	$SP \leftarrow SP - 1$, $ASR \leftarrow PC$, $PC \leftarrow AR$		00111	000	0101	0000
	RET		$PC \leftarrow ASR$, $SP \leftarrow SP +1$		00111	000	1110	0000
	RETSK		$PC \leftarrow ASR$, $SP \leftarrow SP +1$ and skip		00111	001	1110	0000
	RETI		$PC \leftarrow ASR$, $INTR \leftarrow INTSK$, $SP \leftarrow SP +1$		00111	100	1110	0000
Interrupt	EI		$INTEF \leftarrow 1$		00111	000	1111	0000
	DI		$INTEF \leftarrow 0$		00111	001	1111	0000
Other	STOP	s	STOP		00111	010	1111	s
	HALT	h	HALT		00111	011	1111	h
	NOP		No operation		00111	100	1111	0000

12.4 Assembler (AS17K) Built-In Macro Instruction

Legend

flag n: FLG type symbol

<   >: Contents in <   > can be omitted

	Mnemonic	Operand	Operation	n
Built-in macro	SKTn	flag 1, ...flag n	if (flag 1) to (flag n) = all "1", then skip	$1 \leq n \leq 4$
	SKFn	flag 1, ...flag n	if (flag 1) to (flag n) = all "0", then skip	$1 \leq n \leq 4$
	SETn	flag 1, ...flag n	(flag 1) to (flag n) $\leftarrow$ 1	$1 \leq n \leq 4$
	CLRn	flag 1, ...flag n	(flag 1) to (flag n) $\leftarrow$ 0	$1 \leq n \leq 4$
	NOTn	flag 1, ...flag n	if (flag n) = "0", then (flag n) $\leftarrow$ 1 if (flag n) = "1", then (flag n) $\leftarrow$ 0	$1 \leq n \leq 4$
	INITFLG	<NOT> flag 1, ···<<NOT> flag n>	if description = NOT flag n, then (flag n) $\leftarrow$ 0 if description = flag n, then (flag n) $\leftarrow$ 1	$1 \leq n \leq 4$
	BANKn		(BANK) $\leftarrow$ n	n = 0, 1

13. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25°C$)

Item	Symbol	Conditions		Ratings	Unit
Supply Voltage	V_{DD}			−0.3 to +7.0	V
Input Voltage	V_I			−0.3 to V_{DD}+0.3	V
Output Voltage	V_O			−0.3 to V_{DD}+0.3	V
High-Level Output Current*	I_{OH}	REM pin	Peak value	−36.0	mA
			Effective value	−24.0	mA
		1 pin (P0E pin)	Peak value	−7.5	mA
			Effective value	−5.0	mA
		Total of P0E pins	Peak value	−22.5	mA
			Effective value	−15.0	mA
Low-Level Output Current*	I_{OL}	1 pin (P0C, P0D, P0E, REM or $\overline{WDOUT}$ pin)	Peak value	7.5	mA
			Effective value	5.0	mA
		Total of P0C, P0D, $\overline{WDOUT}$ pins	Peak value	22.5	mA
			Effective value	15.0	mA
		Total of P0E pins	Peak value	30.0	mA
			Effective value	20.0	mA
Operating Ambient Temperature	T_A			−40 to +85	°C
Storage Temperature	T_{stg}			−65 to +150	°C
Power Dissipation	P_d	$T_A = 85 °C$		180	mW

*: Calculate effective value by this expression:

[Effetive value] = [Peak value] $\times \sqrt{\text{Duty}}$

Caution: **Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.**

Recommended Operating Ranges (V_DD = 2.0 to 5.5 V, T_A = −40 to +85°C)

Item	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Supply Voltage	V_DD1	f_x = 1 MHz	High-speed mode (Instruction execution time: 16 µs)	2.0	3.0	5.5	V
	V_DD2	f_x = 4 MHz	Ordinary mode (Instruction execution time: 8 µs)				
	V_DD3		High-speed mode (Instruction execution time: 4 µs)	2.2	3.0	5.5	
	V_DD4	f_x = 8 MHz	High-speed mode (Instruction execution time: 2 µs)	3.5	5.0	5.5	
Oscillation Frequency	f_x			1.0	4.0	8.0	MHz
Operating Temperature	T_a			−40	+25	+85	°C
Low-Voltage Detector Circuit* (Mask Option)	T_CY	T_a = −10 to +85°C		8		32	µS

*: Reset if the status of V_DD = 0.8 to 2.2 V lasts for 1 ms or longer.   Program hang-up does not occur even if the voltage drops, until the reset function is effected (when the $\overline{\text{RESET}}$ pin and $\overline{\text{WDOUT}}$ pin are connected). Some oscillators stop oscillating before the reset function is effected.

f_x vs V_DD

Remark: The region indicated by the broken line in the above figure is the guaranteed operating range in the high-speed mode.

System Clock Oscillator Circuit Characteristics (T$_A$ = –40 to +85°C, V$_{DD}$ = 2.0 to 5.5 V)

Resonator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X$_{IN}$ X$_{OUT}$	Oscillation frequency (f$_x$)*1		1.0	4.0	8.0	MHz
		Oscillation stabilization time*2	After V$_{DD}$ reached MIN. in oscillation voltage range			4	ms

* 1: The oscillation frequency only indicates the oscillator characteristics.
  2: The oscillation stabilization time is necessary for oscillation to be stabilized, after V$_{DD}$ application or STOP mode release.

Caution: **To use a system clock oscillator circuit, perform the wiring in the area enclosed by the dotted line in the above figure as follows, to avoid adverse wiring capacitance influences:**

- **Keep wiring length as short as possible.**
- **Do not cross a signal line with some other signal lines. Do not route the wiring in the vicinity of lines through which a large current flows.**
- **Always keep the oscillator circuit capacitor ground at the same potential as GND. Do not ground the capacitor to a ground pattern, through which a large current flows.**
- **Do not extract signals from the oscillator circuit.**

External circuit example

X$_{IN}$ X$_{OUT}$

R 1

C 3   C 2

Ceramic resonators

Manufacturer	Product Name	Recommended Circuit Constants			Oscillation Voltage Range	
		C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)
Murata Mfg, Co., Ltd.	CSB1000J	100	100	4.7	2.0	5.5
	CSA2.00MG	30	30	−	2.0	5.5
	CSA4.00MG	30	30	−	2.0	5.5
	CSA6.00MG	30	30	−	2.0	5.5
	CSA8.00MTZ	30	30	−	2.1	5.5
	CST2.00MG	−	−	−	2.0	5.5
	CST4.00MGW	−	−	−	2.0	5.5
	CST6.00MGW	−	−	−	2.0	5.5
	CST8.00MTW	−	−	−	2.1	5.5
Kyocela Corp.	KBR-1000Y/F	100	100	−	2.0	5.5
	KBR-2.0MS	47	47	−	2.0	5.5
	KBR-4.0MSA	33	33	−	2.0	5.5
	KBR-4.0MKS/MWS	−	−	−	2.0	5.5
	KBR-6.0MSA	33	33	−	2.2	5.5
	KBR-6.0MKS/MWS	−	−	−	2.0	5.5
	KBR-8.0M	33	33	−	2.2	5.5
	PBRC2.00A	47	47	−	2.0	5.5
	PBRC3.58A	33	33	−	2.0	5.5
	PBRC4.00A	33	33	−	2.0	5.5
	PBRC6.00A	33	33	−	2.0	5.5
	PBRC8.00A	33	33	−	2.0	5.5
TDK Corp.	FCR2.0M3	33	33	−	2.0	5.5
	FCR2.0MC3	−	−	−	2.0	5.5
	FCR4.0M5	33	33	−	2.0	5.5
	FCR4.0MC5	−	−	−	2.0	5.5
	CCR4.0MC3	−	−	−	2.0	5.5
Matsushita Electronics Components Co., Ltd.	EFOEC2004A4	−	−	−	2.0	5.5
	EFOEC4004A4	−	−	−	2.0	5.5
	EFOEC6004A4	−	−	−	2.0	5.5
	EFOEC8004A4	−	−	−	2.0	5.5
	EFOEN2004A4	33	33	−	2.0	5.5
	EFOEN4004A4	33	33	−	2.0	5.5
	EFOEN6004A4	33	33	−	2.0	5.5
	EFOEN8004A4	33	33	−	2.0	5.5

DC Characteristics (V_{DD} = 2.0 to 5.5 V, T_A = −40 to +85°C)

Item	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
High-Level Input Voltage	V_{IH1}	$\overline{RESET}$, INT pin		$0.8V_{DD}$		V_{DD}	V
	V_{IH2}	P0A, P0B		$0.7V_{DD}$		V_{DD}	V
	V_{IH3}	P0E	2.0 V ≤ V_{DD} < 3.0 V	V_{DD}−0.3		V_{DD}	V
	V_{IH4}	P0E	3.0 V ≤ V_{DD} ≤ 5.5 V	V_{DD}−0.5		V_{DD}	V
	V_{IH5}	X_{IN}		$0.8V_{DD}$		V_{DD}	V
Low-Level Input Voltage	V_{IL1}	$\overline{RESET}$, INT pin		0		$0.2V_{DD}$	V
	V_{IL2}	P0A, P0B		0		$0.3V_{DD}$	V
	V_{IL3}	P0E		0		$0.35V_{DD}$	V
	V_{IL4}	X_{IN}		0		$0.2V_{DD}$	V
High-Level Input Leakage Current	I_{LIH}	INT, $\overline{RESET}$, P0A, P0B, P0E	V_{IH} = V_{DD}			3.0	μA
Low-Level Input Leakage Current	I_{LIL1}	INT	V_{IL} = 0 V			−3.0	μA
	I_{LIL2}	P0E	V_{IL} = 0 V w/o pull-up resistor			−3.0	μA
High-Level Output Leakage Current	I_{LOH}	P0C, P0D, P0E, $\overline{WDOUT}$	V_{OH} = V_{DD}			3.0	μA
Low-Level Output Leakage Current	I_{LOL1}	$\overline{WDOUT}$	V_{OL} = 0 V			−3.0	μA
	I_{LOL2}	P0E	V_{OL} = 0 V w/o pull-up resistor			−3.0	μA
High-Level Input Current	I_{IH}	X_{IN}	V_{IH} = V_{DD}			20	μA
Low-Level Input Current	I_{IL}	X_{IN}	V_{IL} = 0 V			−20	μA
Internal Pull-Up Resistor	R_{U1}	$\overline{RESET}$, P0E	V_{DD} = 3 V ± 10%	25	50	100	kΩ
		$\overline{RESET}$, P0E	V_{DD} = 5 V ± 10%	25	50	100	kΩ
	R_{U2}	P0A, P0B	V_{DD} = 3 V ± 10%	100	200	400	kΩ
		P0A, P0B	V_{DD} = 5 V ± 10%	100	200	400	kΩ
★ High-Level Output Current	I_{OH}	REM	V_{OH} = 1.0 V, V_{DD} = 3 V	−6.0	−13.0		mA
★ High-Level Output Voltage	V_{OH}	P0E, REM	I_{OH} = −0.5 V mA	V_{DD}−0.3			V
★ Low-Level Output Voltage	V_{OL1}	P0C, P0D, REM, $\overline{WDOUT}$	I_{OL} = 0.5 mA			0.3	V
	V_{OL2}	P0E	I_{OL} = 1.5 mA			0.3	V
★ Low-Voltage Detector Circuit (Mask Option)	V_{DT1}			0.8	1.6	2.4	V
	V_{DT2}	T_A = −10 to +85°C		0.8	1.6	2.2	V
Data Retension Voltage	V_{DDR}	STOP mode		1.3			V

67

Item	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply Current	I_{DD1}	Operating mode (high-speed mode)	f_x = 8 MHz	V_{DD} = 5 V ± 10%		2	4	mA
	I_{DD2}	HALT mode	f_x = 8 MHz			0.9	2.4	mA
	I_{DD3}	Operating mode (high-speed mode)	f_x = 4 MHz	V_{DD} = 5 V ± 10%		1.3	3.0	mA
				V_{DD} = 3 V ± 10%		0.5	1.0	mA
		Operating mode (ordinary mode)		V_{DD} = 5 V ± 10%		1.0	2.0	mA
				V_{DD} = 3 V ± 10%		0.4	0.8	mA
				V_{DD} = 2 to 2.2 V		0.2	0.4	mA
	I_{DD4}	HALT mode	f_x = 4 MHz	V_{DD} = 5 V ± 10%		0.8	1.8	mA
				V_{DD} = 3 V ± 10%		0.3	0.6	mA
				V_{DD} = 2 to 2.2 V		0.15	0.3	mA
	I_{DD5}	Operating mode (high-speed mode)	f_x = 1 MHz	V_{DD} = 3 V ± 10%		0.25	0.5	mA
				V_{DD} = 2 to 2.2 V		0.15	0.3	mA
	I_{DD6}	HALT mode	f_x = 1 MHz	V_{DD} = 3 V ± 10%		0.2	0.4	mA
				V_{DD} = 2 to 2.2 V		0.1	0.2	mA
	I_{DD7}	STOP mode (T_A = −40 to +85°C)		V_{DD} = 5 V ± 10%		1	30	μA
				V_{DD} = 3 V ± 10%		1	20	μA
				V_{DD} = 2 to 2.2 V		1	16	μA
	I_{DD8}	STOP mode (T_A = −20 to +70°C)		V_{DD} = 5 V ± 10%		1	20	μA
				V_{DD} = 3 V ± 10%		1	10	μA
				V_{DD} = 2 to 2.2 V		1	8	μA
	I_{DD9}	STOP mode (T_A = 25°C)		V_{DD} = 5 V ± 10%		1	5	μA
				V_{DD} = 3 V ± 10%		1	5	μA
				V_{DD} = 2 to 2.2 V		1	5	μA

AC Characteristics (VDD = 2.0 to 5.5 V, TA = −40 to +85°C)

Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU Clock Cycle Time* (Instruction Execution Time)	tCY1	VDD = 3.5 to 5.5 V	1.99		32.2	μs
	tCY2	VDD = 2.2 to 5.5 V	3.98		32.2	μs
	tCY3		7.96		32.2	μs
INT High/Low Level Width	tIOH, tIOL	VDD = 4.5 to 5.5 V	10			μs
			50			μs
$\overline{\text{RESET}}$ Low Level Width	tRSL	VDD = 4.5 to 5.5 V	10			μs
			50			μs

*: The CPU clock cycle time (instruction execution time) is determined by the oscillation frequency of the oscillator connected and SYSCK (RF: address 02H) of the register file.

The figure on the right shows the CPU clock cycle time tCY vs. supply voltage VDD characteristics (refer to **4. CLOCK GENERATOR CIRCUIT**).

tCY vs VDD

14. CHARACTERISTIC WAVEFORMS (REFERENCE VALUE)

I$_{DD}$ vs V$_{DD}$ (Oscillation at 1 MHz)

(T$_A$ = 25°C)

High-speed operation mode
Normal operation mode
HALT mode

Operating supply current I$_{DD}$ (mA)

Supply voltage V$_{DD}$ (V)

I$_{DD}$ vs V$_{DD}$ (Oscillation at 4 MHz)

(T$_A$ = 25°C)

High-speed operation mode
Normal operation mode
HALT mode

Operating supply current I$_{DD}$ (mA)

Supply voltage V$_{DD}$ (V)

I$_{DD}$ vs V$_{DD}$ (Oscillation at 8 MHz)

(T$_A$ = 25°C)

High-speed operation mode
Normal operation mode
HALT mode

Operating supply current I$_{DD}$ (mA)

Supply voltage V$_{DD}$ (V)

I$_{DD}$ vs f$_X$ (Operation mode)

I$_{DD}$ vs f$_X$ (HALT mode)

I$_{OH}$ (REM) vs V$_{DD}$-V$_{OH}$

(T_A = 25°C)

High-level output current I$_{OH}$ (REM) (mA)

V$_{DD}$-V$_{OH}$ (V)

V$_{DD}$ = 5.0 V

V$_{DD}$ = 3.0 V

V$_{DD}$ = 2.0 V

I$_{OH}$ (P0E) vs V$_{DD}$-V$_{OH}$

(T_A = 25°C)

High-level output current I$_{OH}$ (P0E) (mA)

V$_{DD}$-V$_{OH}$ (V)

V$_{DD}$ = 5.0 V

V$_{DD}$ = 3.0 V

V$_{DD}$ = 2.0 V

I$_{OL}$ (REM/P0C/P0D) vs V$_{OL}$

(T_A = 25°C)

Low-level output current I$_{OL}$ (REM/P0C/P0D) (mA)

Low-level output voltage V$_{OL}$ (V)

V$_{DD}$ = 5.0 V

V$_{DD}$ = 3.0 V

V$_{DD}$ = 2.0 V

I$_{OL}$ (P0E) vs V$_{OL}$

(T_A = 25°C)

Low-level output current I$_{OL}$ (P0E) (mA)

Low-level output voltage V$_{OL}$ (V)

V$_{DD}$ = 5.0 V

V$_{DD}$ = 3.0 V

V$_{DD}$ = 2.0 V

15. APPLICATION CIRCUIT EXAMPLE

Remark: The $\overline{\text{RESET}}$ pin can be connected to a pull-up resistor by the mask option.

★ **16. PACKAGE DRAWINGS**

28 PIN PLASTIC SHRINK DIP (400 mil)

NOTES

1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	28.46 MAX.	1.121 MAX.
B	2.67 MAX.	0.106 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	10.16 (T.P.)	0.400 (T.P.)
L	8.6	0.339
M	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

S28C-70-400B-1

28 PIN PLASTIC SOP (375 mil)

detail of lead end

NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.07 MAX.	0.712 MAX.
B	0.78 MAX.	0.031 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$
E	0.1±0.1	0.004±0.004
F	2.9 MAX.	0.115 MAX.
G	2.50	0.098
H	10.3±0.3	$0.406^{+0.012}_{-0.013}$
I	7.2	0.283
J	1.6	0.063
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
M	0.12	0.005
N	0.15	0.006
P	$3°^{+7°}_{-3°}$	$3°^{+7°}_{-3°}$

P28GM-50-375B-3

17. RECOMMENDED SOLDERING CONDITIONS

For the µPD17215, 17216, 17217, and 17218, soldering must be performed under the following conditions.

For details of recommended conditions for surface mounting, refer to information document "Semiconductor device mounting technology manual" (C10535E).

For other soldering methods, please consult with NEC personnel.

★ **Table 17-1 Soldering Conditions of Surface Mount Tye**

µPD17215GT-xxx: 28-pin plastic SOP (375 mil)
µPD17216GT-xxx: 28-pin plastic SOP (375 mil)
µPD17217GT-xxx: 28-pin plastic SOP (375 mil)
µPD17218GT-xxx: 28-pin plastic SOP (375 mil)

Soldering Method	Soldering Conditions	Symbol
Infrated Reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of times: 2 max., Days: 7 days* (after that, prebaking is necessary for 20 hours at 125 °C) <Cautions> Products other than those supplied in thermal-resistant tray (magazine, taping, and non-thermal-resistant tray) cannot be baked in their packs.	IR35-207-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (210 °C min.), Number of times: 2 max., Days: 7 days* (after that, prebaking is necessary for 20 hours at 125 °C) <Cautions> Products other than those supplied in thermal-resistant tray (magazine, taping, and non-thermal-resistant tray) cannot be baked in their packs.	VP15-207-2
Partial Heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per side of device)	—

*: The number of days the device can be stored after the dry pack was opened, under storage conditions of 25 °C and 65 % RH max.

Caution: Do not use two or more solderong methods in combination (except the partial heating method).

Table 17-2 Soldering Conditions of Through-Hole Tye

µPD17215CT-xxx: 28-pin plastic shrink DIP (400 mil)
µPD17216CT-xxx: 28-pin plastic shrink DIP (400 mil)
µPD17217CT-xxx: 28-pin plastic shrink DIP (400 mil)
µPD17218CT-xxx: 28-pin plastic shrink DIP (400 mil)

Soldering Method	Soldering Conditions
Wave Soldering (Only for pins)	Solder bath temperature: 260 °C max., Time: 10 seconds max.
Partial Heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per pin)

Caution: The wave solding must be performed at the lead part only. Note that the solder must not be directly contacted to the package body.

APPENDIX A. DIFFERENCES AMONG μPD17215, 17216, 17217, 17218 AND μPD17P218

μPD17P218 is equipped with PROM to which data can be written by the user instead of the internal mask ROM (program memory) of the μPD17218.

Table A-1 shows the differences between the μPD17215, 17216, 17217, 17218 and μPD17P218.

The differences among these five models are the program memory and mask option, and their CPU functions and internal hardware are identical. Therefore, the μPD17P218 can be used to evaluate the program developed for the μPD17215, 17216, 17217, and 17218 system. **Note, however, that some of the electrical specifications such as supply current and low-voltage detection voltage of the μPD17P218 are different from those of the μPD17215, 17216, 17217, and 17218.**

Table A-1 Differences among μPD17215, 17216, 17217, 17218 and μPD17P218

Item \ Product Name	μPD17P218	μPD17215	μPD17216	μPD17217	μPD17218
Program Memory	One-time PROM	Mask ROM			
	16 K bytes (8192 × 16) (0000H-1FFFH)	4 K bytes (2048 × 16) (0000H-07FFH)	8 K bytes (4096 × 16) (0000H-0FFFH)	12 K bytes (6144 × 16) (0000H-17FFH)	16 K bytes (8192 × 16) (0000H-1FFFH)
Data Memory	223 × 4 bits	111 × 4 bits		223 × 4 bits	
Pull-Up Resistor of $\overline{\text{RESET}}$ Pin	Provided	Any (mask option)			
Low-Voltage Detector Circuit *	Provided	Any (mask option)			
V$_{PP}$ Pin, Operation Mode Select Pin	Provided	Not provided			
Instruction Execution Time		2 μs (8 MHz ceramic oscillator: in high-speed mode) 4 μs (4 MHz ceramic oscillator: in high-speed mode) 16 μs (1 MHz ceramic oscillator: in high-speed mode)			
Operation When P0C, P0D Are Standby		Retain output level immediately before standby mode			
Supply Voltage		V$_{DD}$ = 2.2 to 5.5 V (at fx = 4 MHz, in high-speed mode)			
Package		28-pin plastic SOP (375 mil) 28-pin plastic shrink DIP (400 mil)			

 *: Although the circuit configuration is identical, its electrical characterisitcs differ depending on the product.

APPENDIX B. FUNCTIONAL COMPARISON OF μPD17215 SUBSERIES RELATED PRODUCTS

Product Name / Item	μPD17201A	μPD17207	μPD17202A	μPD17215	μPD17216	μPD17217	μPD17218
ROM Capacity (Bit)	3072 × 16	4096 × 16	2048 × 16		4096 × 16	6144 × 16	8192 × 16
RAM Capacity (Bit)	336 × 4		112 × 4	111 × 4		223 × 4	
LCD Controller/Driver	136 segments max.		96 segments max.	Not provided			
Infrared Remote Controller Carrier Generator (REM)	LED output is high-actives		LED output is low-actives	Internal (no LED output)			
I/O Ports	19 lines		16 lines	20 lines			
External Interrupt (INT)	1 line (rising-edge detection)		1 line (rising-edge, falling-edge, detection)				
Analog Input	4-channels (8-bit A/D)		Not provided				
Timer	2-channels { 8-bit timer / Watch timer			2-channels { 8-bit timer / Basic interval timer			
Watchdog Timer	Internal (WDOUT output)						
Low-Voltage Detector Circuit*	Not provided			Internal ($\overline{\text{WDOUT}}$ output)			
Serial Interface	1-channel		Not provided				
Stack	5 levels (3 levels for multiplexed interrupt)						
Instruction Execution Time — Main System Clock	4 μs (4 MHz: with ceramic or crystal oscillator)			· 2 μs (8 MHz ceramic oscillator: In high-speed mode) · 4 μs (4 MHz ceramic oscillator: In high-speed mode) · 16 μs (1 MHz ceramic oscillator: In high-speed mode)			
Instruction Execution Time — Subsystem Clock	488 ms (32.768 kHz: with crystal oscillator)			Not provided			
Supply Voltage (With Subsystem Clock)	V_{DD} = 2.2 to 5.5 V (V_{DD} = 2.0 to 5.5 V)			V_{DD} = 2.2 to 5.5 V			
Standby Function	STOP, HALT						
Package	80-pin plastic QFP		64-pin plastic QFP	28-pin plastic SOP / 28-pin plastic shrink DIP			
One-Time PROM Products	μPD17P207		μPD17P202A	μPD17P218			

*: Note that although all the prodcts have the same circuit construction, the electrical specifications differ dependant on each product.

APPENDIX C. DEVELOPMENT TOOLS

To develop the programs for the μPD17215 subseries, the following development tools are available:

Hardware

Name	Remarks
In-Circuit Emulator IE-17K, IE-17K-ET *1, EMU-17K *2	IE-17K, IE-17K-ET, and EMU-17K are the in-circuit emulators used in common with the 17K series microcomputer. IE-17K and IE-17K-ET are connected to a PC-9800 series or IBM PC/AT^{TM} as the host machine with RS-232C. EMU-17K is inserted into the expansion slot of a PC-9800 series. By using these in-circuit emulators with a system evaluation board corresponding to the microcomputer, the emulators can emulate the microcomputer. A higher level debugging environment can be provided by using man-machine interface *SIMPLEHOST*^{TM}. EMU-17K also has a function by which you can check the contents of data memory real-time.
SE Board (SE-17215)	This is an SE board for μPD17215 subseries. It can be used alone to evaluate a system or in combination with an in-circuit emulator for debugging.
Emulation Probe (EP-17K28CT)	EP-17K28CT is an emulation probe for 17K series 28-pin shrink DIP (400mil).
Emulation Probe (EP-17K28GT)	EP-17K28GT is an emulation probe for 17K series 28-pin SOP (375 mil). When used with EV-9500GT-28 **Note 3**, it connects an SE board to the target system.
Conversion Adapter (EV-9500GT-28 *3)	EV-9500GT-28 is a conversion adapter for 28-pin SOP (375 mil) and is used to connect EP-17K28GT to the target system.
PROM Programmer (AF-9703 *4, AF-9704 *4, AF-9705 *4, AF-9706 *4)	AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers corresponding to μPD17P218. By connecting program adapter AF-9808J or AF-9808H to this PROM programmer, μPD17P218 can be programmed.
Program Adapter (AF-9808J *4, AF-9808H *4)	AF-9808J and AF-9808H are adapters that is used to program μPD17P218CT and μPD17P218GT respectively, and is used in combination with AF-9703, AF-9704, AF-9705, or AF-9706.

*1: Low-cost model: External power supply type

2: This is a product from I.C Corp. For details, consult I.C Corp. (Tel: Tokyo 03-3447-3793).

3: Two EV-9500GT-28s are supplied with the EP-17K28GT. Five EV-9500GT-28s are optionally available as a set.

4: These are products from Ando Electric Co., Ltd. For details, consult Ando Electric Co., Ltd. (Tel: Tokyo 03-3733-1163).

Software

Name	Outline	Host Machine	OS Media		Supply	Order Code
17K Series Assembler (AS17K)	AS17K is an assembler common to the 17K series products. When developing the program of the μPD17215 subseries, AS17K is used in combination with a device file (AS17215, AS17216, AS17217, or AS17218).	PC-9800 series	MS-DOS^{TM}		5" 2HD	μS5A10AS17K
					3.5" 2HD	μS5A13AS17K
		IBM PC/AT	PC DOS^{TM}		5" 2HC	μS7B10AS17K
					3.5" 2HC	μS7B13AS17K
Device File ⎧ AS17215 ⎫ ⎨ AS17216 ⎬ ⎩ AS17217 ⎭ AS17218	AS17215, AS17216, AS17217, and AS17218 are device files for μPD17215, 17216, 17217, and 17218 respectirely, and are used in combination with an assembler for the 17K series (AS17K).	PC-9800 series	MS-DOS		5" 2HD	μS5A10AS17215 *
					3.5" 2HD	μS5A10AS17215 *
		IBM PC/AT	PC DOS		5" 2HC	μS5A10AS17215 *
					3.5" 2HC	μS5A10AS17215 *
Support Software (*SIMPLE-HOST*)	*SIMPLEHOST* is a software package that enables man-machine interface on the Windows^{TM} when a program is developed by using an in-circuit emulator and a personal computer.	PC-9800 series	MS-DOS	Windows	5" 2HD	μS5A10IE17K
					3.5" 2HD	μS5A13IE17K
		IBM PC/AT	PC DOS		5" 2HC	μS7B10IE17K
					3.5" 2HC	μS7B13IE17K

*: μS$\times\times\times\times$AS17215 includes AS17215, AS17216, AS17217, and AS17218.

Remark: The corresponding OS versions are as follows:

OS	Version
MS-DOS	Ver. 3.30 to Ver. 5.00A *
PC DOS	Ver. 3.1 to Ver. 5.0 *
Windows	Ver. 3.0 to Ver. 3.1

*: Ver. 5.00/5.00A of MS-DOS and Ver. 5.0 of PC DOS have a task swap function, but this function cannot be used with this software.

[MEMO]

───── NOTES FOR CMOS DEVICES ─────

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: **Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.**

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: **No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.**

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: **Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.**

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

• Device availability

• Ordering information

• Product release schedule

• Availability of related technical literature

• Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)

• Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 800-366-9782
Fax: 800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.1.
Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-30-67 58 00
Fax: 01-30-67 58 99

NEC Electronics (France) S.A.
Spain Office
Madrid, Spain
Tel: 01-504-2787
Fax: 01-504-2860

NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
United Square, Singapore 1130
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-719-2377
Fax: 02-719-5951

NEC do Brasil S.A.
Sao Paulo-SP, Brasil
Tel: 011-889-1680
Fax: 011-889-1689

J96. 8