DATA SHEET



# 4-BIT SINGLE-CHIP MICROCONTROLLER FOR SMALL GENERAL-PURPOSE INFRARED REMOTE CONTROL TRANSMITTER

### DESCRIPTION

EC

 $\mu$ PD17215, 17216, 17217, 17218 (hereafter called  $\mu$ PD17215 subseries) are 4-bit single-chip microcontrollers for small general-purpose infrared remote control transmitters.

It employs a 17K architecture of general-purpose register type devices for the CPU, and can directly execute operations between memories instead of the conventional method of executing operations through the accumulator. Moreover, all the instructions are 16-bit 1-word instructions which can be programmed efficiently.

In addition, a one-time PROM model,  $\mu$ PD17P218, to which data can be written only once, is also available. It is convenient either for evaluating the  $\mu$ PD17215 subseries programs or small-scale production of application systems.

Detailed functions are described in the follwing manual. Be sure to read this manual when designing your system.

#### μPD172×× Subseries User's Manual: IEU-1317

# **FEATURES**

- Infrared remote controller carrier generator circuit (REM output)
- 17K architecture: General-purpose register system
- Program memory (ROM), Data memory (RAM)

	μPD17215	μPD17216	μPD17217	μPD17218
Program memory (ROM)	4 K bytes (2048 × 16)	8 K bytes (4096 × 16)	12 K bytes (6144 × 16)	16 K bytes (8192 × 16)
Data memory (RAM)	111 >	4 bits	223 ×	4 bits

8-bit timer

- : 1 channel
- Basic internal timer / Watchdog timer: 1 channel (WDOUT output)
- Instruction execution time (can be changed in two steps)

	at fx 4 MHz	:	4 $\mu$ s (high-speed mode)/8 $\mu$ s (ordinary mode)
	at fx 8 MHz	:	2 $\mu$ s (high-speed mode)/4 $\mu$ s (ordinary mode)
٠	External interrupt pin (INT)	:	1
٠	I/O pins	:	20
٠	Supply voltage	:	$V_{DD} = 2.2$ to 5.5 V (at fx = 4 MHz (high-speed mode))
			$V_{DD}$ = 2.0 to 5.5 V (at fx = 4 MHz (ordinary mode))

• Low-voltage detector circuit (mask opation)

Unless otherwise specified, the  $\mu$ PD17215 is treated as the representative model throughout this document.

The information in this document is subject to change without notice.

# APPLICATION

Preset remote controllers, toys, portable systems, etc.


# ORDERING INFORMATION

Package
shrink DIP (400 mil)
SOP (375 mil)
shrink DIP (400 mil)
SOP (375 mil)
shrink DIP (400 mil)
SOP (375 mil)
shrink DIP (400 mil)
SOP (375 mil)

Remark: xxx is ROM code number.


# PIN CONFIGURATION (TOP VIEW)

- 28-pin plastic SOP (375 mil) μPD17215GT-xxx, 17216GT-xxx, 17217GT-xxx, 17218GT-xxx
- 28-pin plastic shrink DIP (400 mil) μPD17215CT-xxx, 17216CT-xxx, 17217CT-xxx, 17218CT-xxx



GND	:	Ground
INT	:	External interrupt request signal input
P0A0-P0A3	:	Input port (CMOS input)
P0B0-P0B3	:	Input port (CMOS input)
P0C0-P0C3	:	Output port (N-ch open-drain output)
P0D0-P0D3	:	Output port (N-ch open-drain output)
P0E0-P0E3	:	I/O port (CMOS push-pull output)
REM	:	Remote controller output (CMOS push-pull output)
RESET	:	Reset input
Vdd	:	Power supply
WDOUT	:	Hang-up/low voltage detection output (N-ch open-drain output)
Xin, Xout	:	Oscillator connection

# **BLOCK DIAGRAM**



# CONTENTS

1.	PIN	FUNCTIONS	7
	1.1	Pin Function List	7
	1.2	Input/Output Circuits	8
	1.3	Processing of Unused Pins	9
	1.4	Notes on Using INT and RESET Pins	9
2.	MEN	IORY SPACE	10
	2.1	Program Counter (PC)	10
	2.2	Program Memory (ROM)	10
	2.3	Stack	12
	2.4	Data Memory (RAM)	14
	2.5	Register File (RF)	21
3.	POR	TS	24
	3.1	Port 0A (P0A <sub>0</sub> -P0A <sub>3</sub> )	24
	3.2	Port 0B (P0B <sub>0</sub> -P0B <sub>3</sub> )	24
	3.3	Port 0C (P0C <sub>0</sub> -P0C <sub>3</sub> )	24
	3.4	Port 0D (P0D <sub>0</sub> -P0D <sub>3</sub> )	24
	3.5	Port 0E (P0E <sub>0</sub> -P0E <sub>3</sub> )	24
	3.6	INT Pin	25
	3.7	Switching Bit I/O	26
	3.8	Specifying Pull-up Sesistor Connection	27
4.	CLO	CK GENERATOR CIRCUIT	28
	4.1	Instruction Execution Time (CPU Clock) Selection	28
5.	8-BI	T TIMER AND REMOTE CONTROLLER CARRIER GENERATOR CIRCUIT	29
	5.1	Configuration of 8-bit Timer (with modulo function)	29
	5.2	Function of 8-bit Timer (with modulo function)	31
	5.3	Carrier Generator Circuit for Remote Controller	32
6.	BAS	IC INTERVAL TIMER/WATCHDOG TIMER	36
	6.1	Source Clock for Basic Interval Timer	36
	6.2	Controlling Basic Interval Timer	36
	6.3	Operation Timing for Watchdog Timer	38
7.	INTE	RRUPT FUNCTIONS	39
	7.1	Interrupt Sources	39
	7.2	Hardware of Interrupt Control Circuit	40
	7.3	Interrupt Sequence	44

8.	STA	NDBY FUNCTIONS	46
	8.1	HALT Mode	46
	8.2	HALT Instruction Execution Conditions	47
	8.3	STOP Mode	47
	8.4	STOP Instruction Execution Conditions	49
	8.5	Releasing Standby Mode	49
9.	RESI	ET	50
	9.1	Reset by Reset Signal Input	50
	9.2	Reset by Watchdog Timer (Connect RESET and WDOUT pins)	50
	9.3	Reset by Stack Pointer (Connect RESET and WDOUT pins)	51
10.	LOW	-VOLTAGE DETECTOR CIRCUIT (CONNECT RESET AND WDOUT PINS)	51
11.	ASSI	EMBLER RESERVED WORDS	52
	11.1	Mask Option Directives	52
	11.2	Reserved Symbols	53
12.	INST	RUCTION SET	58
	12.1	Instruction Set Outline	58
	12.2	Legend	59
	12.3	List of Instruction Sets	60
	12.4	Assembler (AS17K) Built-In Macro Instruction	62
13.	ELEC	CTRICAL SPECIFICATIONS	63
14.	СНА	RACTERISTIC WAVEFORMS (REFERENCE VALUE)	70
15.	APPI	LICATION CIRCUIT EXAMPLE	73
16.	PAC	KAGE DRAWINGS	74
17.	REC	OMMENDED SOLDERING CONDITIONS	76
AP	PEND	X A. DIFFERENCES AMONG $\mu$ PD17215, 17216, 17217, 17218 AND $\mu$ PD17P218	77
AP	PEND	IX B. FUNCTIONAL COMPARISON OF $\mu$ PD17215 SUBSERIES RELATED PRODUCTS	78
AP	PEND	X C. DEVELOPMENT TOOLS	79

# 1. PIN FUNCTIONS

# 1.1 Pin Function List


No.	Symbol	Function	Output Form	On Reset
15 16 17 18	P0A0 P0A1 P0A2 P0A3	4-bit CMOS input port with pull-up resistor. Can be used for key return input of key matrix. When at least one of these pins goes low, standby function is released.	-	Input
19 20 21 22	P0B0 P0B1 P0B2 P0B3	4-bit CMOS input port with pull-up resistor. Can be used for key return input of key matrix. When at least one of these pins goes low,standby function is released.	-	Input
23 24 25 26	P0C0 P0C1 P0C2 P0C3	4-bit N-ch open-drain output port. Can be used for key source output of key matrix.	N-ch Open- drain	Low- level output
27 28 1 2	P0D0 P0D1 P0D2 P0D3	4-bit N-ch open-drain output port. Can be used for key source output of key matrix.	N-ch Open- drain	Low- level output
4 5 6 7	P0E0 P0E1 P0E2 P0E3	<ul><li>4-bit input/output port.</li><li>Can be set in inputset in input or output mode in 1-bit units.</li><li>In output mode, this port functions as a highcurrent CMOS output port. In input mode, function as CMOS input and can bespecified to connect pull-up resistor by program.</li></ul>	CMOS push- pull	Input
8	REM	Outputs transfer signal for infrared remotecontroller. Active-high output.	CMOS pusl-pll	Low-level output
13	RESET	System reset input. CPU can be reset when low-level signal is input to this pin. While low-level signal is input, oscillator circuit is stopped. Can be connected to pull-upresistor by mask option.	-	Input
9	Vdd	Power supply	-	-
12	GND	Ground	-	-
3	INT	External interrupt request signal input	-	Input
14	WDOUT	Output detecting hang-up and drop in supply voltage. This pin outputs at low level either when an overflow occurs in the watchdog timer, when an overflow/underflow occurs in the stack, or when the supply voltage drops below a specified level (mask option). Connect this pin to the RESET pin.	N-ch Open- drain	High- impedance Low-level output at low voltage detection
11 10	Xin Xout	Connects ceramic oscillator for system clock oscillation	-	(Oscillation stops)

# ★ 1.2 Input/Output Circuits


The equivalent input/output circuit for each  $\mu$ PD17215 pin is shown below.

# (1) P0A, P0B







(2) P0C, P0D




(3) P0E






Schmitt trigger input with hysteresis characteristics

(5) INT




Schmitt trigger input with hysteresis characteristics

# (6) REM



(7) WDOUT



### 1.3 Processing of Unused Pins

Process the unused pins as follows:

Pin	Recommended Connection
P0A0-P0A3	Connect to VDD
P0B₀-P0B₃	Connect to VDD
P0C <sub>0</sub> -P0C <sub>3</sub>	Connect to GND
P0D <sub>0</sub> -P0D <sub>3</sub>	Connect to GND
P0E0-P0E3	Input : Connect to VDD or GND Output : Open
REM	Open
INT	Connect to GND
WDOUT	Connect to GND

# Table 1-1 Processing of Unused Pins

# 1.4 Notes on Using INT and RESET Pins


In addition to the functions shown in 1.1 PIN FUNCTIONS, the INT and  $\overrightarrow{\text{RESET}}$  pins also have a function to set a test mode (for IC testing) in which the internal operations of the  $\mu$ PD17215 are tested.

When a voltage higher than V<sub>DD</sub> is applied to either of these pins, the test mode is set. This means that, even during ordinary operation, the  $\mu$ PD17215 may be set in the test mode if a noise exceeding V<sub>DD</sub> is applied.


For example, if the wiring length of the INT or RESET pin is too long, noise superimposed on the wiring line of the pin main cause the above problem.

Therefore, keep the wiring length of these pins as short as possible to suppress the noise; otherwise, take noise preventive measures as shown below by using external components.

 Connect diode with low VF between VDD and INT/RESET pin



Connect capacitor between VDD and INT/RESET pin




If the test mode is set by the INT pin, low level is output from the WDOUT pin. In this case, connect the WDOUT and RESET pin.

# 2. MEMORY SPACE

### 2.1 Program Counter (PC)

The program counter (PC) specifies an address of the program memory (ROM). The program counter is a 11/12/13-bit binary counter as shown in Fig. 2-1. Its contents are initialized to address 0000H at reset.



# Fig. 2-1 Configuration of Program Counter

#### 2.2 Program Memory (ROM)


The configuration of the program memory is as follows:

Part Number	Capacity	Address						
μPD17215	2048 x 16 bits	0000H-07FFH						
μPD17216	4096 x 16 bits	0000H-0FFFH						
μPD17217	6144 x 16 bits	0000H-17FFH						
μPD17218	8192 x 16 bits	0000H-1FFFH						

The program memory stores a program, interrupt vector table, and fixed data table.

The program memory is addressed by the program counter.

Fig. 2-2 shows the program memory map. The entire range of the program memory can be addressed by the BD addr, BR @AR, CALL @AR, MOVT DBF, and @AR instructions. Note, however, that the subroutine entry addresses that can be specified by the CALL addr instruction are from 0000H to 07FFH.



# Fig. 2-2 Program Memory Map

### 2.3 Stack

A stack is a register to save a program return address and the contents of system registers (to be described later) when a subroutine is called or when an interrupt is accepted.

### 2.3.1 Stack configuration

Fig. 2-3 shows the stack configuration.

A stack consists of a stack pointer (a 4-bit binary counter, the upper 1-bit fixed to 0), five 11-bit ( $\mu$ PD17215)/12-bit ( $\mu$ PD17216)/13-bit ( $\mu$ PD17217, 17218) address stack registers, and three 5-bit ( $\mu$ PD17215, 17216)/6-bit ( $\mu$ PD17217, 17218) interrupt stack registers.




Fig. 2-3 Stack Configuration

# 2.3.2 Function of stack

The address stack register stores a return address when the subroutine call instruction or table reference instruction (first instruction cycle) is executed or when an interrupt is accepted. It also stores the contents of the address registers (ARs) when a stack manipulation instruction (PUSH AR) is executed.

### The WDOUT pin goes low if a subroutine call or interrupt exceeding 5 levels is executed.

The interrupt stack register (INTSK) saves the contents of the bank register (BANK) and program status word (PSWORD) when an interrupt is accepted. The saved contents are restored when an interrupt return (RETI) instruction is executed.

INTSK saves data each time an interrupt is accepted, but the data stored first is lost if more than 3 levels of interrupts occur.

### 2.3.3 Stack Pointer (SP) and Interrupt Stack Pointer

Table 2-1 shows the operations of the stack pointer (SP).

The stack pointer can take eight values, 0H-07. Because there are only five stack registers available, however, the WDOUT pin goes low if the value of SP is 6 or greater.

Instruction	Value of Stack Pointer (SP)	Counter of Interrupt Stack Register							
CALL addr CALL @AR MOVT DBF, @AR (1st Instruction Cycle) PUSH AR	-1	0							
When Interrupt Is Accepted	-1	-1							
RET RETSK MOVT DBF, @AR (2nd Instruction Cycle) POP AR	+1	0							
RET1	+1	+1							

### Table 2-1 Operations of Stack Pointer

### 2.4 Data Memory (RAM)

Data memory (random access memory) stores data for operations and control. It can be read-/write-accessed by instructions.

### 2.4.1 Memory configuration

Figure 2-4 shows the configuration of the data memory (RAM).

The data memory consists of two "banks": BANK0 and BANK1.

In each bank, every 4 bits of data is assigned an address. The higher 3 bits of the address indicate a "row address" and the lower 4 bits of the address indicate a "column address". For example, a data memory location indicated by row address 1H and column address 0AH is termed a data memory location at address 1AH. Each address stores data of 4 bits (= a "nibble").

In addition, the data memory is divided into following six functional blocks:

### (1) System register (SYSREG)

A system register (SYSREG) is resident on addresses 74H to 7FH (12 nibbles long) of each bank. In other nibbles, each bank has a system register at its addresses 74H to 7FH.

### (2) Data buffer (DBF)

A data buffer is resident on addresses 0CH to 0FH (4 nibbles long) of bank 0 of data memory. The reset value is 0320H.

### (3) General register (GR)

A general register is resident on any row (16 nibbles long) of any bank of data memory. The row address of the general register is pointed by the general pointer (RP) in the system register (SYSREG).

# (4) Port register


A port data register is resident on addresses 6FH, and 70H to 73H (5 nibbles) of BANK0 of data memory. No data can be written to the addresses 70H to 73H of BANK1 (the values of addresses 70H to 73H of BANK0 are read in this case).

 $\mu$ PD17215 and 17216 are not provided with BANK1.

### (5) General-purpose data memory

The general-purpose data memory area is an area of the data memory excluding the system register area, and the port register area. This memory area has a total of 223 nibbles (111 nibbles in BANK0 and 112 nibbles in BANK1).

 $\mu$ PD17215 and 17216 are not provided with BANK1.





Caution: No data can be written to the addresses 70H to 73H of BANK1 (the value of P0A to P0D are read in this case).

### 2.4.2 System registers (SYSREG)

The system registers are registers that are directly related to control of the CPU. These registers are mapped to addresses 74H-7FH on the data memory and can be referenced regardless of bank specification.

The system registers include the following registers:

Address registers (AR0-AR3)\* Window register (WR) Bank register (BANK)\* Memory pointer enable flag (MPE) Memory pointers (MPH, MPL) Index registers (IXH, IXM, IXL) General register pointers (RPH, RPL) Program status word (PSWORD)

\*: The address register (AR3) and the bank register (BANK) are fixed to 0 in the  $\mu$ PD17215 and 17216.

Address		74	Н			75	н			76	H			77	Ή			78	ЗH			79	ЭН			7A	Ч			7B	вН			7C	Η			70	ЭН			7E	ΞH			7F	FΗ	٦
Name Address register									Window register					Bar		ər	Index register (IX)											General register								rog atu	·	m										
								(A	R)									VR				register (BANK)					Dete means and												ooi RF	inte P)	er			wo (P	D)			
Symbol		AF	3 3		,	٩R	2			AF	1			AF	R 0			w	/R			ΒA	Nł	<		IX MF	H PH			IX MF			IXL					RF	ч		RPL				PSW			
Bit	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	b	bo	ba	b2	b1	bo	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	D1	bo	bз	b2	b1	bo	bз	b2	b1	bo	bз	b2	b1	bo
Data	0	0	0 - 0 0	0			(A	R)	(,	ιP	D1	Ĥ	216	5)	8)		-	(M	/R	)	(0	ВА  0	0	K) ★→ *			0	0	<b>★</b> * <b>★</b> *	(M		(I) ►	()			-	0	0	0	*	(R	P)	•					I X E
Initial Value At Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Ur	nde	efin	ied	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

# Fig. 2-5 Configuration of System Register

\*: This bit is fixed to 0 in the  $\mu\text{PD17215}$  and 17216.

### 2.4.3 General register (GR)

A general register is a 16-word register on the data memory and used for arithmetic operations and transfer of data to and from the data memory.

(1) Configuration of general register

Figure 2-6 shows the configuration of the general register.


A general register occupies 16 nibbles (16 x 4 bits) on a selected row address of the data memory.

The row address is selected by the general register pointer (RP) of the system register. The RP having four significant bits in the  $\mu$ PD17217 and 17218 can point to any row address in the range of 0H to 7H of each bank (BANK0 and BANK1).

In the  $\mu$ PD17215 and 17216, 3 bits are available in the RP. These bits can point to any row address in the range of 0H to 7H of BANK0.

(2) Functions of the general register

The general register enables an arithmetic operation and data transfer between the data memory and a selected general register by a single instruction. As a general register is a part of the data memory, you can say that the general register enables arithmetic operation and data transfer between two locations of the data memory. Similarly, the general register can be accessed by a Data Memory Manipulation instruction as it is a part of the data memory.



# Fig. 2-6 Configuration of General Registers

### 2.4.4 Data buffer (DBF)

The data buffer on the addresses 0CH to 0FH of data memory is used for data transfer to and from peripheral hardware and for storage of data during table reference.

(1) Functions of the Data Buffer

The data buffer has two major functions: a function to transfer to and from hardware and a function to read constant data from the program memory (for table reference). Figure 2-7 shows the relationship between the data buffer and peripheral hardware.




Fig. 2-7 Data Buffer and Peripheral Hardware

		Peripheral Regis	ster Transferring Da	ata with Data Buffe	Pr
Hardware Peripherals	Name	Symbol	Peripheral Address	Data Buffer	PUT/GET
	8-bit counter	TMC	05H	DBF0, DBF1	GET only
8-Bit Timer	8-bit modulo register	ТММ	06H	DBF0, DBF1	PUT only
Remote Controller	NRZ low level period setting modulo register	NRZLTMM	03H	DBF0, DBF1	PUT GET
Carrier Generator	NRZ high level period setting modulo register	NRZHTMM	04H	DBF0, DBF1	PUT (clear bit 3 of DBF1 to 0) GET (bits 3 of DBF1 is always 0)
Address Register	Address register	AR	40H	DBF0-DBF3	PUT (bits 0 to 3 of AR3 and bit 3 of AR2 are any)* <sup>1</sup> GET (bits 0 to 3 of AR3 and bit 3 of AR2 are always 0)* <sup>2</sup>

# Table 2-2 Relations between Hardware Peripherals and Data Buffer

\*1: In the  $\mu$ PD17216: bits 0 to 3 of AR3 are any, in the  $\mu$ PD17217, 17218: bits 1 to 3 of AR3 are any


2: In the  $\mu$ PD17216: bits 0 to 3 of AR3 are always 0, in the  $\mu$ PD17217, 17218: bits 1 to 3 of AR3 are always 0

### (2) Table reference

A MOVT instruction reads constant data from a specified location of the program memory (ROM) and sets it in the data buffer.

The function of the MOVT instruction is explained below.

MOVT DBF,@AR: Reads data from a program memory location pointed to by the address register (AR) and sets it in the data buffer (DBF).



(3) Note on using data buffer

When transferring data to/from the peripheral hardware via the data buffer, the unused peripheral addresses, write-only peripheral registers (only when executing PUT), and read-only peripheral registers (only when executing GET) must be handled as follows:

- When device operates
   Nothing changes even if data is written to the read-only register.

   If the unused address is read, an undefined value is read. Nothing changes even if data is written to that address.
- Using assembler

An error occurs if an instruction is executed to read a write-only register. Again, an error occurs if an instruction is executed to write data to a read-only register. An error also occurs if an instruction is executed to read or write an unused address.

• If an in-circuit emulator (IE-17K or IE-17K-ET) is used (when instruction is executed for patch processing) An undefined value is read if an attempt is made to read the data of a write-only register, but an error does not occur.

Nothing changes even if data is written to a read-only register, and an error does not occur. An undefined value is read if an unused address is read; nothing changes even if data is written to this address. An error does not occur.

### 2.5 Register File (RF)

The register file mainly consists of registers that set the conditions of the peripheral hardware.

These registers can be controlled by dedicated instructions PEEK and POKE, and the embedded macro instructions of AS17K, SETn, CLRn, and INITFLG.

### 2.5.1 Configuration of register file


Fig. 2-8 shows the configuration of the register file and how the register file is accessed by the PEEK and POKE instructions.

The control registers are controlled by using dedicated instructions PEEK and POKE. Since the control registers are assigned to addresses 00H-3FH regardless of the bank, the addresses 00H-3FH of the general-purpose data memory cannot be accessed when the PEEK or POKE instruction is used.

The addresses that can be accessed by the PEEK and POKE instructions are the addresses 00H-3FH of the control registers and 40H-7FH of the general-purpose data memory. The register file consists of these addresses.

The control registers are assigned to addresses 80H-BFH on the IE-17K to facilitate debugging.

### Fig. 2-8 Register File Access with PEEK or POKE Instructions



### 2.5.2 Control registers

The control registers consists of a total of 64 nibbles (64 x 4 bits) of the addresses 00H-3FH of the register file.

Of these, however, only 14 nibbles are actually used. The remaining 50 nibbles are unused registers that are inhibited from being read or written.

When the "PEEK WR, rf" instruction is executed, the contents of the register file addressed by "rf" are read to the window register.

When the "POKE rf, WR" instruction is executed, the contents of the window register are written to the register file addressed by "rf".

When using the assembler (AS17K), the macro instructions listed below, which are embedded as flag type symbol manipulation instructions, can be used. The macro instructions allow the contents of the register file to be manipulated in bit units.

For the configuration of the control register, refer to Fig. 11-1 Register File List.

SETn:Sets flag to "1"CLRn:Sets flag to "0"SKTn:Skips if all flags are "1"SKFn:Skips if all flags are "0"NOTn:Complements flagINITFLG:Initializes flag

### 2.5.3 Notes on using register files

When using the register files, bear in mind the points described below. For details, refer to  $\mu$ PD172xx subseries User's Manual (IEU-1317).

When manipulating control registers (read-only and unused registers)
 When manipulating the write-only (W), the read-only (R) and unused control registers by using the assembler

or in-circuit emulator, keep in mind the following points:

· When device operates

Nothing changes even if data is written to the read-only register. If the unused register is read, an undefined value is read; nothing is changed even if data is written to this register.

• Using assembler

An error occurs if instruction is executed to read data to the write-only register. An error occurs if an instruction is executed to write data to the read-only register. An error also occurs if an instruction is executed to read or write the unused address.

 When an in-circuit emulator (IE-17K or IE-17K-ET) is used (when instruction is executed for patch processing)

An undefined value is read if the write-only register is read, and an error does not occur. Nothing changes even if data is written to the read-only register, and an error does not occur. An undefined value is read if the unused address is read; nothing changes even if data is written to this address. An error does not occur.

### (2) Symbol definition of register file

An error occurs if a register file address is directly specified as a numeral by the operand "rf" of the "PEEK WR, rf" or "POKE rf, WR" instruction if the 17K Series Assembler (AS17K) is being used.

Therefore, the addresses of the register file must be defined in advance as symbols.

To define the addresses of the control registers as symbols, define them as the addresses 80H-BFH of BANK0. The portion of the register file overlapping the data memory (40H-7FH), however, can be defined as symbols as is.

# 3. PORTS

#### 3.1 Port 0A (P0A<sub>0</sub>-P0A<sub>3</sub>)

This is a 4-bit input port. Data is read through port register P0A (address 70H). This port is a CMOS input port with a pull-up resistor, and can be used for key return input for a key matrix.

When a low-level signal is input to at least one of the pins in this port in the standby mode, the standby mode is released.

#### 3.2 Port 0B (P0B<sub>0</sub>-P0B<sub>3</sub>)

This is a 4-bit input port. Data is read through port register P0B (address 71H). This port is a CMOS input port with a pull-up resistor, and can be used for key return input for a key matrix.

When a low-level signal is input to at least one of the pins in this port in the standby mode, the standby mode is released.

### 3.3 Port 0C (P0C<sub>0</sub>-P0C<sub>3</sub>)

This is a 4-bit output port. The contents of the output latch are read and output data is set through port register P0C (address 72H). This port is an N-ch open-drain output port, and can be used as the key source of a key matrix.

In the standby mode, this port outputs low-level signals.

#### 3.4 Port 0D (P0D<sub>0</sub>-P0D<sub>3</sub>)

This is a 4-bit output port. The contents of the output latch are read and output data is set through port register P0D (address 73H). This port is an N-ch open-drain output port, and can be used as the key source for a key matrix.

In the standby mode, this port outputs low-level signals.

### 3.5 Port 0E (P0E0-P0E3)

This is a 4-bit I/O port which can be set in either the input or output mode in 1-bit units by the P0EBIO (address 27H) of the register file.

To read the input data or to set the output data, use the P0E register (address 6F). When data is read in the output mode, the contents of the output latch are read.

Connection of a pull-up resistor can be specified in 1-bit units by the P0EBPU (address 17H) of the register file. (When the pull-up resistor is connected, note that the pull-up resistor is not disconnected even when the output mode is set.)

On reset, this port functions as an input port.

## 3.6 INT Pin

This pin inputs an external interrupt request signal. At either the rising or falling edge of the signal input to this pin, the IRQ flag (RF: address 3EH, bit 0) is set.

The status of this pin can be read by using the INT flag (RF: address 0FH, bit 0). When the high level is input to the pin, the INT flag is set to "1"; when the low level is input, the flag is reset to "0" (refer to 7.2.1 INT).

Donk	Address	Dort	Bit		Output Form	Contents to	Be Read	Contents to	Be Written	On Reset
Балк	Address	Port		ы	Output Form	Input Mode	Output Mode	Input Mode	Output Mode	On Reset
			bз	P0A <sub>3</sub>						
	7011	Dant 0.4	b2	P0A <sub>2</sub>						
	70H	Port 0A	b1	P0A <sub>1</sub>						
			b٥	P0A <sub>0</sub>		<b>D</b> : <i>i</i> ,				Input mode
			bз	P0B₃	Input only	Pin status				(w/pull-up resistor)
			b2	P0B <sub>2</sub>						
	71H	Port 0B	b1	P0B1						
			b٥	P0B₀						
	72H		bз	P0C₃	N-ch		Output			Output mode (Low level output)
			b2	P0C <sub>2</sub>						
0		Port 0C	b1	P0C1					Output latch	
			b٥	P0C₀						
			bз	P0D₃	open-drain (Output only)					
			b2	P0D <sub>2</sub>						
	73H	Port 0D	b1	P0D1			latch			
			b٥	P0D <sub>0</sub>						
			bз	P0E₃						
			b2	P0E <sub>2</sub>	COMS			Output		Input mode
	6FH	Port 0E	b1	P0E1	COMS push-pull	Pin status		Output latch		(w/pull-up resistor)
			b٥	P0E₀						

Fig. 3-1 Relations between Port Register and Each Pin


# 3.7 Switching Bit I/O

The I/O which can be set in the input or output mode in bit units is called a bit I/O. POE is a bit I/O port, which can be set in the input or output mode in bit units by the register file shown below. When the mode is changed from input to output, the POE output latch contents are output to the port lines, as soon as the mode has been changed.

;	3	2		1	0	Address:	On reset:	R/W:
P0E	BIO3	P0EBIO2	2 P0EI	BIO1	P0EBIO0	RF : 27H	0H	R/W
						-		
						P0EBIO0	Sets P0E0 Inpu	ut/Output Mode
						0	Sets P0E <sub>0</sub> in ir	aput mode
						1	Sets P0E <sub>0</sub> in o	utput mode
						P0EBIO1	Sets P0E1 Inpu	ut/Output Mode
						0	Sets P0E1 in ir	aput mode
						1	Sets P0E1 in o	utput mode
						P0EBIO2	Sets P0E2 Inpu	ut/Output Mode
						0	Sets P0E2 in ir	aput mode
						1	Sets P0E2 in o	utput mode
						P0EBIO3	Sets P0E₃ Inpu	ut/Output Mode
						0	Sets P0E₃ in ir	put mode
						1	Sets P0E₃ in o	utput mode

### 3.8 Specifying Pull-up Resistor Connection

Whether or not a pull-up resistor is connected to port P0E can be specified by the following registers of the register file in 1-bit units when the port is in the input mode\*.



\*: To disconnect the pull-up resistor in the output mode, clear the corresponding bit of the P0EBPU register.

# 4. CLOCK GENERATOR CIRCUIT


### 4.1 Instruction Execution Time (CPU Clock) Selection

The  $\mu$ PD17215 is equipped with a clock oscillator circuit that supplies clocks to the CPU and hardware peri-pherals. Instruction execution time can be changed in two steps (ordinary mode and high-speed mode) without changing the oscillation frequency.

To change the instruction execution time, change the mode of SYSCK (RF: address 02H) of the register file by using the POKE instruction.

Note, that the mode is actually only changed when the instruction next to the POKE instruction has been executed.

When using the high-speed mode, pay attention to the supply voltage. (Refer to **13. ELECTRICAL SPECIFICATIONS**.) At reset, the ordinary mode is set.



Figures in ( ): indicate figures when system clock f x= 4 MHz.

# 5. 8-BIT TIMER AND REMOTE CONTROLLER CARRIER GENERATOR CIRCUIT

The  $\mu$ PD17215 is equipped with the 8-bit timer which is mainly used to generate the leader pulse of the remote controller signal, and to output codes.

# 5.1 Configuration of 8-bit Timer (with modulo function)

Figure 5-1 shows the configuration of the 8-bit timer.

As shown in this figure, the 8-bit timer consists of an 8-bit counter (TMC), an 8-bit modulo register (TMM), a comparator that compares the value of the timer with the value of the modulo register, and a selector that selects the operation clock of the 8-bit timer.

To start/stop the 8-bit timer, and to reset the 8-bit counter, TMEN (address 33H, bit 3) and TMRES (address 33H, bit 2) of the register file are used. To select the operation clock of the 8-bit timer, use TMCK1 (address 33H, bit 1) and TMCK0 (address 33H, bit 0) of the register file.


The value of the 8-bit counter is read by using the GET instruction through DBF (data buffer). No value can be set to the 8-bit counter. A value is set to the modulo register by using the PUT instruction through DBF. The value of the modulo register cannot be read.

When the value of the counter coincides with that of the modulo register, an interrupt flag (IRQTM: address 3FH, bit 0) of the register file is set.

TMC

	7	6	5	4	3	2	1	0	Address	On reset	R/W
			   {	3-bit c	ounte	e <b>r</b>			Peripheral register: 05H	00H	R
ΤI	MM										
	7	6	5	4	3	2	1	0	Address	On reset	R/W
			8-bit	modu	lo reg	gister	I		Peripheral register: 06H	FFH	W

Caution: Do note clear TMM to 0 (IRQTM is not set).







TMM, TMC, NRZLTMM, and NRZHTMM are peripheral registers.

	3	2	1	0	Address	On rese	et R/W		
ΤN	1EN	TMRES	TMCK1	TMCK0	RF : 33H	8H <sup>*1</sup>	R/W <sup>*2</sup>		
					TMCK1	TMCK0	8-Bit Timer Clock Source Selection		
					0	0	Count clock: fx/32 (Measurement time range: $8 \mu s$ to 2.048 ms)		
					0	1	Count clock: fx/64 (Measurement time range: 16 $\mu$ s to 4.096 ms)		
					1	0	Count clock : fx/256 (Measurement time range: 64 $\mu$ s to 16.384 ms)		
					1	1	Remote control carrier generation circuit output		
							ntheses is for when = f <sub>x</sub> = 4MHz		
					TMRES	8-Bit Timer	Reset Flag		
					0	Data read	out is always "0"		
					1	Resets 8-b	it counter and IRQTM		
					TMEN	8-Bit Timer Count Enable Flag			
					0	Stops 8-bit timer count operation			

# 5.2 Function of 8-bit Timer (with modulo function)

\*1: When the STOP mode is released, bit 3 must be set.

2: Bit 2 is a write-only bit.

### NRZLTMM

7	6	5	4	3	2	1	0		Address	On reset	R/W		
×	× 7-bit modulo register						1	Peri	Peripheral register: 03H Undefined				
								Bit 7	Output Control of REM Pin				
									When NRZ = 1, carrier output to REM pin				
									When NRZ = 1, high-level output to REM pin				

1

Enable 8-bit timer count operation (falling edge)

#### NRZHTMM

7	6	5	4	3	2	1	0	Address	On reset	R/W
0		   	7-bit m	nodulo	registe	er Pr	1	Peripheral register: 04H	Undefined	R/W
								Bit 7		
								Fixed to 0		

#### 5.3 Carrier Generator Circuit for Remote Controller

 $\mu$ PD17215 is provided with a carrier generator circuit for the remote controller.

The remote controller carrier generator circuit consists of a 7-bit counter, NRZ high-level period setting modulo register (NRZHTMM), and NRZ low-level period setting modulo register (NRZLTMM). The high-level and low-level periods are set in the corresponding modulo registers through the DBF to determine the carrier duty factor and carrier frequency.

The system clock (f<sub>x</sub>) is divided by two and is input to the 7-bit counter. Therefore, when a 4-MHz oscillator is used, 2 MHz (0.5  $\mu$ s) is input to the counter as the clock; when a 32-kHz oscillator (fxT) is used, 16 kHz is input.

The NRZ high-level output period setting modulo register is called NRZHTMM, and the NRZ low-level period setting modulo register is called NRZLTMM. Data is written to these registers by the PUT instruction. The contents for these register are read by the GET instruction.

Bit 7 of NRZLTMM specifies whether the carrier or high level is output to the REM pin. To output the carrier, be sure to clear bit 7 to 0.

### 5.3.1 Remote controller signal output control


The REM pin, which outputs the carrier, is controlled by bits NRZ and NRZBF for the register file and timer 0. While the NRZ content is "1", the clock generated by the remote controller carrier generator circuit is output to the REM pin; while the NRZ content is "0", the REM pin outputs a low level. The NRZBF content is automatically transferred to NRZ by the interrupt signal generated by timer 0. If data is set in NRZBF in advance, the REM pin status changes in synchronization with the timer 0 counting operation.

If the interrupt signal is generated from timer 0 with the REM pin at the high level, NRZ being "1", and the carrier clock at the high level, the REM pin output is not in accordance with the updated content of NRZ, until the carrier clock goes low. This processing is useful for holding the high level pulse width from the output carrier constant (refer to the figure below).

When the content of NRZ is "0", the remote controller carrier generator circuit stops. However, if the clock for timer 0 is output from the remote controller carrier generator circuit, the clock continues to operate, even when the NRZ content becomes "0".

An actual example showing a remote controller signal output to the REM pin is presented below.


When bit 7 of NRZLTMM is 0 (carrier output)



\*: Value when (TMCK1, TMCK0)  $\neq$  (1, 1).

When (TMCK1, TMCK0) = (1, 1), the value differs depending on how NRZ is manipulated. If NRZ is set by an instruction, the width of the first high-level pulse may be shortened. If NRZ is set by data transferred from NRZBF, the high-level pulse is delayed by the low-level pulse of the carrier clock.

When bit 7 of NRZLTMM is 0 (carrier not output)



Setting carrier frequency and duty factor

Where the system clock frequency is fx and carrier frequency is fc:

 $\ell$  (division ratio) = fx/(2 × fc)

 $\ell$  is divided into m:n and is set in the modulo registers as follows:

High-level period set value = { $\ell \times m/(m + n)$ } - 1 Low-level period set value = { $\ell \times n/(m + n)$ } - 1

Example: Where  $f_c = 38$  kHz, duty factor (high-level period) = 1/3, and  $f_x = 4$  MHz,


ℓ = 4 MHz/(2 x 38 kHz) = 52.6 m:n = 1:2

From the above, the value of the modulo register is:

High-level period = 17Low-level period = 34

Therefore, the carrier frequency is 37.74 kHz.

Set	value					
NRZHTMM	NRZLTMM	tн (µs)	t∟ ( <i>μ</i> s)	1/fc (µs)	fc (kHz)	Duty
00H	00H	0.5	0.5	1.0	1000	1/2
01H	02H	1.0	1.5	2.5	400	2/5
04H	04H	2.5	2.5	5.0	200	1/2
09H	09H	5.0	5.0	10.0	100	1/2
0FH	10H	8.0	8.0	16.5	60.6	1/2
0FH	21H	8.0	17.0	25.0	40.0	1/3
11H	21H	9.0	17.0	26.0	38.5	1/3
11H	22H	9.0	17.5	26.5	37.7	1/3
19H	35H	13.0	27.0	40.0	25.0	1/3
3FH	3FH	32.0	32.0	64.0	15.6	1/2
7FH	7FH	64.0	64.0	120.0	7.8	1/2




#### 5.3.2 Countermeasures against noise during transmission (carrier output)

When a signal is transmitted from the transmitter of a remote controller, a peak current of 0.5 to 1 A may flow through the infrared LED. Since two batteries are usually used as the power source of the transmitter, several  $\Omega$  of equivalent resistance (r) exists in the power source as shown in Fig. 5-2. This resistance increases to 10 to 20  $\Omega$  if the supply voltage drops to 2 V. While the carrier is output from the REM pin (while the infrared LED lights), therefore, a high-frequency noise may be generated on the power lines due to the voltage fluctuation that may take place especially during switching.

To minimize the influence on the microcontroller of this high-frequency noise, take the following measures:

- <1> Separate the power lines of the microcontroller from the power lines of the infrared LED with the terminals of the batteries at the center. Use thick power lines and keep the wiring short.
- <2> Locate the oscillator as close as possible to the microcontroller and shield it with GND lines (as indicated by the shaded portion in the figure below).
- <3> Locate the capacitor for stabilization of the power supply closely to the power lines of the microcontroller. Also, use a capacitor to eliminate high-frequency noise.
- <4> To prevent data from changing, do not execute an interrupt that requires read/write processing and stack, such as key scan interrupt, and the CALL/RET instruction, while the carrier is output.
- <5> To improve the reliability in case of program hang-up, use the watchdog timer (connect the WDOUT and RESET pins).





- **Remarks 1:** The INT and RESET pins are multiplexed with test pins (refer to **1.4 NOTES ON USING OF INT AND RESET PINS**).
  - 2: In this figure, the RESET pin is connected to a pull-up resistor by mask option.

# 6. BASIC INTERVAL TIMER/WATCHDOG TIMER

The basic interval timer has a function to generate the interval timer interrupt signal and watchdog timer reset signal.

### 6.1 Source Clock for Basic Interval Timer

The system clock ( $f_x$ ) is divided, to generate the source clock for the basic interval timer. The input clock frequency for the basic interval timer is  $f_x/2^7$ . When the CPU is set in the STOP mode, the basic interval timer also stops.

#### 6.2 Controlling Basic Interval Timer

The basic interval timer is controlled by the bits on the register file. That is, the basic interval timer is reset by BTMRES. The frequency for the interrupt signal, output by the basic interval timer, is selected by BTMMD, and the watchdog timer is reset by WDTRES.




Fig. 6-1 Basic Interval Timer Configuration

3	2	1	0	Address	On reset	R/W
WDTRES	BTMCK	BTMRES	0	RF : 03H	0H	R/W*
				BTMRES	Basic Interval	Timer Reset
				0	Data read out i	s always "0"
				1	Writing "1" rese	ets basic interval timer
				втмск	Basic Interval	Timer Mode Selection
				0	Generates inte	rrupt signal IRQBTM every f x /2 <sup>20</sup>
				1	Generates inte	rrupt signal IRQBTM every f x /2 <sup>18</sup>
				WDTRES	Watchdog Tim	er Reset
				0	Data read out i	s always "0"
				1	Writing "1" rese	ets watchdog timer (fx/2 <sup>21</sup> counter)

\*: Bits 1 and 3 are write-only bits.

#### 6.3 Operation Timing for Watchdog Timer

The basic interval timer can be used as a watchdog timer.

Unless the watchdog timer is reset within a fixed time\*, it judges that "the program has hung up", and the  $\mu$ PD17215 is reset. It is therefore necessary to reset through programming the watchdog timer with in a fixed time.

The watchdog timer can be reset by setting WDTRES to 1.

- \*: Fixed time: approx. 340 ms (at 4 MHz)
- Coutions 1: The watchdog timer cannot be reset in the shaded range in Fig. 6-2. Therefore, set WDTRES before both the  $f_x/2^{21}$  and  $f_x/2^{20}$  signals go high.
  - 2: Refer to 9. RESET for the WDOUT pin function.




Fig. 6-2 Watchdog Timer Operation Timing

## 7. INTERRUPT FUNCTIONS

#### 7.1 Interrupt Sources

 $\mu$ PD17217 is provided with three interrupt sources.

When an interrupt has been accepted, the program execution automatically branches to a predetermined address, which is called a vector address. A vector address is assigned to each interrupt source, as shown in Table 7-1.

Priority	Interrupt Source	Ext/Int	Vector Address
1	8-bit timer	Internal	0003H
2	INT pin rising and falling edges	External	0002H
3	Basic interval timer	Internal	0001H

Table 7-1 Vector Address

When more than one interrupt request is issued at the same time, the interrupts are accepted in sequence, starting from the one with the highest priority.

Whether an interrupt is enabled or disabled is specified by the EI or DI instruction. The basic condition under which an interrupt is accepted is that the interrupt is enabled by the EI instruction. While the DI instruction is executed, or while an interrupt is accepted, the interrupt is disabled.

To enable accepting an interrupt after the interrupt has been processed, the EI instruction must be executed before the RETI instruction. Accepting the interrupt is enabled by the EI instruction after the instruction next to the EI instruction has been executed. Therefore, no interrupt can be accepted between the EI and RETI instructions.

Caution: In interrupt processing, only the BCD, CMP, CY, Z, IXE flags are automatically saved to the stack by the hardware, to a maximum of three levels. Also, within the interrupt processing contents, when peripheral hardware (timer, A/D converter, etc.) is accessed, the DBF and WR contents are not saved by the hardware. Accordingly, it is recommended that at the beginning of interrupt processing DBF and WR be saved by software to RAM, and immediately before finishing interrupt processing the saved contents be returned to thier original location.

## 7.2 Hardware of Interrupt Control Circuit

This section describes the flags of the interrupt control circuit.

(1) Interrupt request flag and interrupt enable flag

The interrupt request flag (IRQxxx) is set to 1 when an interrupt request is generated, and is automatically cleared to 0 when the interrupt processing is excuted.

An interrupt enable flag (IPxxx) is provided to each interrupt request flag. When the IPxxx flag is 1, the interrupt is enabled; when it is 0, the interrupt is disabled.

(2) EI/DI instruction

Whether an accepted interrupt is executed or not is specified by the EI or DI instruction.

When the EI instruction is executed, INTE (interrupt enable flag), which enables the interrupt, is set to 1. The INTE flag is not registered on the register file. Consequently, the status of this flag cannot be checked by an instruction.

The DI flag clears the INTE flag to 0 to disable all the interrupts.

The INTE flag is also cleared to 0 at reset, disabling all the interrupts.


## Table 7-2 Interrupt Request Flags and Interrupt Enable Flag

Interrupt Request Flag	Signal Setting Interrupt Request Flag	Interrupt Enable Flag
IRQTM	Reset by 8-bit timer.	IPTM
IRQ	Set when edge of INT pin input signal is detected	IP
IRQBTM	Reset by basic interval timer.	IPBTM

## 7.2.1 INT

This flag reads the INT pin status.

When a high level is input to the INT pin, this flag is set to "1"; when a low level is input, the flag is reset to "0".



## 7.2.2 IEG


This pin selects the interrupt edge to be detected on the INT pin.

When this flag is "0", the interrupt is detected at the rising edge; when it is "1", the interrupt is detected at the falling edge.

3	2	1	0	Address	On reset	R/W
0	0	0	IEG	RF : 1FH	0H	R/W
				IEG	INT Pin Interru	ot Detection Edge Selection
				0	Rising edge of INT pin	
				1	Falling edge of	INT pin

## 7.2.3 Interrupt enable flag

This flag enables each interrupt source. When this flag is "1", the corresponding interrupt is enabled; when it is "0", the interrupt is disabled.




#### 7.2.4 IRQ

This is an interrupt request flag that indicates the interrupt request status.

When an interrupt request is generated, this flag is set to "1". When the interrupt has been accepted, the interrupt request flag is reset to "0".

The interrupt request flag can be read or written by the program. Therefore, when it is set to "1", an interrupt can be generated by the software. By writing "0" to the flag, the interrupt pending status can be canceled.



<sup>\*: 1</sup>H is also set after releasing STOP mode.

#### 7.3 Interrupt Sequence


If IRQxxx flag is set to "1" when IPxxx flag is "1", interrupt processing is started after the instruction cycle of the instruction executed when IRQxxx flag was set has ended. Since the MOVT instruction, EI instruction, and the instruction which matches the condition to skip use two instruction cycles, the interrupt enabled while this instruction is executed is processed after the second instruction cycle is over.

If IPxxx flag is "0", the interrupt processing is not performed even if IRQxxx flag is set, until IPxx flag is set.

If two or more interrupts are enabled simultaneously, the interrupts are processed starting from the one with the highest priority. The interrupt with the lower priority is kept pending until the processing of the interrupt with the higher priority is finished.

#### 7.3.1 Operations when interrupt is accepted


When an interrupt has been accepted, the CPU performs processing in the following sequence:



One instruction cycle is required to perform the above processing.

## 7.3.2 Returning from interrupt processing routine

To return from an interrupt processing routine, use the RETI instruction. Then the following processing is executed within an instruction cycle.



To enable an interrupt after the processing of an interrupt has been finished, the El instruction must be executed immediately before the RETI instruction.

Accepting the interrupt is enabled by the El instruction after the instruction next to the El instruction has been executed. Therefore, the interrupt is not accepted between the El and RETI instructions.

## 8. STANDBY FUNCTIONS

 $\mu$ PD17215 is provided with HALT and STOP modes as standby functions. By using the standby function, current dissipation can be reduced.

In the HALT mode, the program is not executed, but the system clock  $f_x$  is not stopped. This mode is main-tained, until the HALT mode release condition is satisfied.

In the STOP mode, the system clock is stopped and program execution is stopped. This mode is maintained, until the STOP mode release condition is satisfied.

The HALT mode is set, when the HALT instruction has been executed. The STOP mode is set, when the STOP instruction has been executed.

#### 8.1 HALT Mode

In this mode, program execution is temporarily stopped, with the main clock continuing oscillating, to reduce current dissipation. Use the HALT instruction to set the HALT mode.

The HALT mode releasing condition can be specified by the operand for the HALT instruction, as shown in Table 8-1. After the HALT mode has been released, the operation is performed as shown in Table 8-1 and Figure 8-2.

# Caution: Do not execute an instruction that clears the interrupt request flag (IRQxxx) for which the interrupt enable flag (IPxxx) is set immediately before the HALT 8H instruction; otherwise, the HALT mode may not be set.

Operand Value	Releasing Conditions			
0010B (02H)	When interrupt request (IRQTM) occurs for 8-bit timer			
1000B (08H)	<1> When interrupt request (IRQTM, IRQWTM, or IRQ), whose interrupt enable flag (IPTM, IPBTM, or IP) is set, occurs <2> When any of P0A <sub>0</sub> -P0A <sub>3</sub> and P0B <sub>0</sub> -P0B <sub>3</sub> pins goes low			
Other Than Above	Inhibited			

#### Table 8-1 HALT Mode Releasing Conditions

#### Table 8-2 Operations After HALT Mode Release (1/2)

#### (a) HALT 08H

HALT Mode Released by:	Interrupt Status	Interrupt Enable Flag	Operations after HALT Mode Release
Low-Level Input of P0A <sub>0</sub> -P0A <sub>3</sub> , P0B <sub>0</sub> -P0B <sub>3</sub>	Don't care	Don't care	Instruction next to HALT is executed
	DI	Disabled	Standby mode is not released
When Release Condition Is Satisfied by Interrupt		Enabled	Instruction next to HALT is executed
Satisfied by Interrupt	EI	Disabled	Standby mode is not released
		Enabled	Branches to interrupt vector address

## Table 8-2 Operations After HALT Mode Release (2/2)

#### (b) HALT 02H

HALT Mode Released by:	Interrupt Status	Interrupt Enable Flag	Operations after HALT Mode Release
	DI	Disabled	Instructions are executed from the
8-Bit Timer	DI	Enabled	instruction next to the HALT
o-bit limei	EI	Disabled	instruction.
		Enabled	Branches to interrupt vector address

#### 8.2 HALT Instruction Execution Conditions

The HALT instruction can be executed, only under special conditions, as shown in Table 8-3, to prevent the program from hangup.

If the conditions in Table 8-3 are not satisfied, the HALT instruction is treated as an NOP instruction.

## Table 8-3 HALT Instruction Execution Conditions

Operand Value	Execution Conditions
0010B (02H)	When all interrupt request flags (IRQTM) of 8-bit timer are reset
1000B (08H)	<ul> <li>&lt;1&gt; When interrupt request flag is reset, corresponding to interrupt whose interrupt enable flag (IPTM, IPBTM, or IP) is set</li> <li>&lt;2&gt; When high level is input to all P0A₀-P0A₃ and P0B₀-P0B₃ pins</li> </ul>
Other Than Above	Inhibited

#### 8.3 STOP Mode

In the STOP mode, the system clock (fx) oscillation is stopped and the program execution is stopped to minimize current dissipation.

To set the STOP mode, use the STOP instruction.

The STOP mode releasing condition can be specified by the STOP instruction operand, as shown in Table 8-4.

After the STOP mode has released, the operation is performed as follows:

- <1> Resets IRQTM.
- <2> Starts the basic interval timer and watchdog timer (does not reset).
- <3> Resets and starts the 8-bit timer.
- <4> Executes the instruction next to [STOP 8H] when the current value of the 8-bit counter coincides with the value of the modulo register (IRQTM is set).

The  $\mu$ PD17215 oscillator circuit is stopped, when the STOP instruction has been executed (i.e., in the STOP mode). Oscillation is not resumed, until the STOP mode is released. After the STOP mode has been released, the HALT mode is set. Set the time required to release the HALT mode by using the timer with modulo function.

The time that elapses, after the STOP mode has been released by occurrence of an interrupt, until an operation mode is set, is shown in the following table.

8-Bit Modulo Register Set Value	Time Required to Set Operation Mode after STOP Mode Release	
(TMM)	At 4 MHz	
40H	4.160 ms (64 $\mu$ s $ imes$ 65)	
FFH	16.384 ms (64 $\mu$ s $ imes$ 256)	

**Remark:** Set the 8-bit modulo timer before executing STOP instruction.

Caution: Do not execute an instruction that clears the interrupt request flag (IRQxxx) for which the interrupt enable flag (IPxxx) is set immediately before the STOP 8H instruction; otherwise, the STOP mode may not be set.

Table 8-4	STOP Mode	Releasing	Conditions
-----------	-----------	-----------	------------

Operand Value	Releasing Conditions
1000B (08H)	When any of P0A <sub>0</sub> -P0A <sub>3</sub> and P0B <sub>0</sub> -P0B <sub>3</sub> pins goes low
Others	Inhibited

#### 8.4 STOP Instruction Execution Conditions

The STOP instruction can be executed, only under special conditions, as shown in Table 8-5, to prevent the program from hangup.

If the conditions in Table 8-5 are not satisfied, the STOP instruction is treated as an NOP instruction.

Table 8-5	STOP	Instruction	Execution	Conditions
-----------	------	-------------	-----------	------------


Operand Value	Execution Conditions
1000B (08H)	High level input for all P0A₀-P0A₃ and P0B₀-P0B₃ pins
Others	Inhibited

#### 8.5 Releasing Standby Mode


Operations for releasing the STOP and HALT modes will be as shown in Fig. 8-1.

#### Fig. 8-1 Operations After Standby Mode Release

(a) Releasing STOP mode by interrupt



(b) Releasing HALT mode by interrupt



**Remark:** The dotted line indicates the operation to be performed when the interrupt request, releasing the standby mode, has been accepted.

## 9. RESET

#### 9.1 Reset by Reset Signal Input

When a low-level signal more than 50  $\mu$ s is input to the RESET pin,  $\mu$ PD17215 is reset.

When the system is reset, the oscillator circuit remains in the HALT mode and then enters an operation mode, like when the STOP mode has been released. The wait time, after the reset signal has been removed, is 16.384 ms ( $f_x = 4$  MHz).

On power application, input the reset signal at least once because the internal circuitry operations are not stable. When  $\mu$ PD17215 is reset, the following initialization takes place:

- (1) Program counter is reset to 0.
- (2) Flags in the register file are initialized to their default values (for the default values, refer to Fig. 11-1 Register Files).
- (3) The default value (0320H) is written to the data buffer (DBF).
- (4) The hardware peripherals are initialized.
- (5) The system clock (fx) stops oscillation.

When the RESET pin is made high, the system clock starts oscillating, and the program execution starts from address 0 about 16 ms (at 4 MHz) later.




Fig. 9-1 Reset Operation by RESET Input

## 9.2 Reset by Watchdog Timer (Connect RESET and WDOUT pins)

When the watchdog timer operates during program execution, a low level is output to the WDOUT pin, and the program counter is reset to 0.

If the watchdog timer is not reset for a fixed period of time, the program can be restarted from address 0H.

Program so that the watchdog timer is reset at intervals of within 340 ms (at fx = 4 MHz) (set the WDTRES flag).

#### 9.3 Reset by Stack Pointer (Connect RESET and WDOUT pins)

When the value of the stack pointer reaches 6H or 7H during program execution, a low level is output to the WDOUT pin, and the program counter is reset to 0.

If the nesting level of the interrupt or subroutine call exceeds 5 (stack over flow), or if the return instruction is executed without correspondence between CALL and return (RET) instructions established, then regardless of a stack level of 0 (stack underflow), the program can be restarted from address 0H.

	Hardware	RESET Input During Standby Mode	RESET Input During Operation	
Program Counter (PC)		0000H	0000H	
Port	Input/output	Input	Input	
	Output latch	0	0	
Data Memory (RAM)	General-purpose data memory (Except DBF, port register)	Retains previous status	Undefined	
	DBF	0320H	0320H	
	System register (SYSREG)	0	0	
	WR	Retains previous status	Undefined	
Control Register		Refer to Fig. 11-1 R	egister Files	
8-bit Timer	Counter (TMC)	00H	00H	
	Modulo register (TMM)	FFH	FFH	
Remote Controller Carrier Generator	NRZ high level period setting modulo register (NRZHTMM)	Retains previous status	Undefined	
	NRZ low level period setting modulo register (NRZLTMM)			
Basic Interval Timer/Watchdo	og Timer Counter	00H	00H	

#### Table 9-1 Status of Each Hardware After Reset

## 10. LOW-VOLTAGE DETECTOR CIRCUIT (CONNECT RESET AND WDOUT PINS)


The low-voltage detector circuit outputs a low level from the WDOUT pin for initialization (reset) to prevent program hangup that may take place when the batteries are replaced, if the circuit detects a low voltage.

A drop in the supply voltage is detected if the status of  $T_A = -10$  to  $+85^{\circ}$ C,  $V_{DD} = 0.8$  to 2.2 V lasts for 1 ms or longer. Note, however, that 1 ms is the guaranteed value and that the microcontroller may be reset even if the above low-voltage condition lasts for less than 1 ms.

Although the voltage at which the the reset function is effected ranges from 0.8 to 2.2 V, the program counter is prevented from hang-up even if the supply voltage drops until the reset function is effected, if the instruction execution time is from 8 to 32  $\mu$ s. Note that some oscillators stop oscillating before the reset function is effected.

The low-voltage detector circuit can be set arbitrarily by the mask option.

Caution: Connect a diode and a capacitor to the RESET pin as shown below to stabilize the operation.



**Remark:** In this figure, the RESET pin is connected to a pull-up resistor by the mask option.

## 11. ASSEMBLER RESERVED WORDS

#### 11.1 Mask Option Directives


When developing the  $\mu$  PD17215 program, mask options must be specified by using mask option directives in the program.

The RESET pin for  $\mu$ PD17215 requires a mask option to be specified.

#### 11.1.1 OPTION and ENDOP directives

That portion of the program enclosed by the OPTION and ENDOP directives is called a mask option definition block. This block is described in the following format:

Description:



#### 11.1.2 Mask option definition directives

Table 19-1 lists the directives that can be used in the mask option definition block. Here is an example of mask option definition:

Description format:

Symbol field	Mnemonic field	Operand field	Comment field
	OPTION		
	OPTRES	PULLUP	; RESET pin has pull-up resistors.
	OPTPOC	USEPOC	; Internal low-voltage detector circuit
	ENDOP		

Name	Directive	Operands	1st Operand	2nd Operand	3rd Operand	4th Operand
			Mask option of RESET			
RESET	OPTRES	1	PULLUP (w/pull-up resistor) OPEN (w/o pull-up resistor)			
POC	OPTPOC	1	USEPOC (low-voltage detector circuit provided)			
FUC	OFTPOC	I	NOUSEPOC (low-voltage detector circuit not provided)			

# Table 11-1 Mask Option Definition Directives

#### 11.2 Reserved Symbols

The symbols defined by the  $\mu$ PD17215 device file are listed in Table 11-2. The defined symbols are the following register file names, port names, and peripheral hardware names.

## 11.2.1 Register file

The names of the symbols assigned to the register file are defined. These registers are accessed by the PEEK and POKE instructions through the window register (WR). Fig. 11-1 shows the register file.

## 11.2.2 Registers and ports on data memory

The names of the registers assigned at addresses 00H through 7FH on the data memory and the names of ports assigned to address 70H and those that follow, and system register names are defined. Fig. 11-2 shows the data memory configuration.

## 11.2.3 Peripheral hardware

The names of peripheral hardware accessed by the GET and PUT instructions are defined. Table 11-3 shows the peripheral hardware.

Symbol Name	Attribute	Value	R/W	Description
DBF3	MEM	0.0CH	R/W	Bits 15-12 of data buffer
DBF2	MEM	0.0DH	R/W	Bits 11-8 of data buffer
DBF1	MEM	0.0EH	R/W	Bits 7-4 of data buffer
DBF0	MEM	0.0FH	R/W	Bits 3-0 of data buffer
AR3	MEM	0.74H	R	Bits 15-12 of address register
AR2	MEM	0.75H	R/W	Bits 11-8 of address register
AR1	MEM	0.76H	R/W	Bits 7-4 of address register
AR0	MEM	0.77H	R/W	Bits 3-0 of address register
WR	MEM	0.78H	R/W	Window register
BANK	MEM	0.79H	R	Bank register
IXH	MEM	0.7AH	R	Bits 11-8 of index register
MPH	MEM	0.7AH	R	Bits 7-4 of memory pointer
MPE	FLG	0.7AH.3	R/W	Memory pointer enable flag
IXM	MEM	0.7BH	R/W	Bits 7-4 of index register
MPL	MEM	0.7BH	R/W	Bits 3-0 of memory pointer
IXL	MEM	0.7CH	R/W	Bits 3-0 of index register
RPH	MEM	0.7DH	R	Bits 7-4 of register pointer
RPL	MEM	0.7EH	R/W	Bits 3-0 of register pointer
PSW	MEM	0.7FH	R/W	Program status word
BCD	FLG	0.7EH.0	R/W	BCD flag
СМР	FLG	0.7FH.3	R/W	Compare flag
CY	FLG	0.7FH.2	R/W	Carry flag
Z	FLG	0.7FH.1	R/W	Zero flag
IXE	FLG	0.7FH.0	R/W	Index register enable flag
P0A0	FLG	0.70H.0	R/W	Bit 0 of port 0A
P0A1	FLG	0.70H.1	R/W	Bit 1 of port 0A
P0A2	FLG	0.70H.2	R/W	Bit 2 of port 0A
P0A3	FLG	0.70H.3	R/W	Bit 3 of port 0A
P0B0	FLG	0.71H.0	R/W	Bit 0 of port 0B
P0B1	FLG	0.71H.1	R/W	Bit 1 of port 0B
P0B2	FLG	0.71H.2	R/W	Bit 2 of port 0B
P0B3	FLG	0.71H.3	R/W	Bit 3 of port 0B
P0C0	FLG	0.72H.0	R/W	Bit 0 of port 0C
P0C1	FLG	0.72H.1	R/W	Bit 1 of port 0C
P0C2	FLG	0.72H.2	R/W	Bit 2 of port 0C
P0C3	FLG	0.72H.3	R/W	Bit 3 of port 0C
P0D0	FLG	0.73H.0	R/W	Bit 0 of port 0D
P0D1	FLG	0.73H.1	R/W	Bit 1 of port 0D
P0D2	FLG	0.73H.2	R/W	Bit 2 of port 0D
P0D3	FLG	0.73H.3	R/W	Bit 3 of port 0D

Table 11-2	Reserved	Symbols	(1/2)
------------	----------	---------	-------

Symbol Name	Attribute	Value	R/W	Description
P0E0	FLG	0.6FH.0	R/W	Bit 0, port 0E
P0E1	FLG	0.6FH.1	R/W	Bit 1, port 0E
P0E2	FLG	0.6FH.2	R/W	Bit 2, port 0E
P0E3	FLG	0.6FH.3	R/W	Bit 3, port 0E
SP	MEM	0.81H	R/W	Stack pointer
SYSCK	FLG	0.82H.0	R/W	Selects system clock
WDTRES	FLG	0.83H.3	R/W	Resets watchdog timer
BTMCK	FLG	0.83H.2	R/W	Selects basic interval timer mode
BTMRES	FLG	0.83H.1	R/W	Resets basic interval timer mode
INT	FLG	0.8FH.0	R	INT pin status
NRZBF	FLG	0.91H.0	R/W	NRZ buffer data
NRZ	FLG	0.911.0 0.92H.0	R/W	NRZ data
P0EBPU0	FLG	0.9211.0 0.97H.0	R/W	Pull-up resistor setting flag for P0E <sub>0</sub>
P0EBPU1	FLG	0.97H.1	R/W	Pull-up resistor setting flag for P0E1
P0EBPU2	FLG	0.97H.2	R/W	Pull-up resistor setting flag for P0E2
P0EBPU3	FLG	0.97H.3	R/W	Pull-up resistor setting flag for P0E <sub>3</sub>
IEG	FLG	0.9FH.0	R/W	Selects interrupt edge for INT pin
POEBIO0	FLG	0.0A7H.0	R/W	I/O setting flag, P0E
P0EBIO1	FLG	0.0A7H.1	R/W	I/O setting flag, P0E1
P0EBIO2	FLG	0.0A7H.2	R/W	I/O setting flag, P0E <sub>2</sub>
P0EBIO3	FLG	0.0A7H.3	R/W	I/O setting flag, P0E <sub>3</sub>
IPBTM	FLG	0.0AFH.2	R/W	Interrupt enable flag of basic interval timer
IP	FLG	0.0AFH.1	R/W	INT interrupt enable flag
IPTM	FLG	0.0AFH.0	R/W	8-bit timer interrupt enable flag
TMEN	FLG	0.0B3H.3	R/W	8-bit timer count enable flag
TMRES	FLG	0.0B3H.2	R/W	8-bit timer reset flag
TMCK1	FLG	0.0B3H.1	R/W	Selects clock source for 8-bit timer
TMCK0	FLG	0.0B3H.0	R/W	Selects clock source for 8-bit timer
IRQBTM	FLG	0.0BDH.0	R/W	Basic interval timer interrupt request flag
IRQ	FLG	0.0BEH.0	R/W	INT interrupt request flag
IRQTM	FLG	0.0BFH.0	R/W	8-bit timer interrupt request flag
ТМС	DAT	05H	R	8-bit counter
ТММ	DAT	06H	W	8-bit modulo register
NRZLTMM	DAT	03H	R/W	NRZ low level period setting modulo register
NRZHTMM	DAT	04H	R/W	NRZ high level period setting modulo register
AR	DAT	40H	R/W	Address register


## Table 11-2 Reserved Symbols (2/2)

$\square$	Column Address	0	1		2		3		4	5	6	7	
Rov Add	v Iress		*	*		*		*	*	*	*	*	
	Bit 3			0	0	0	WDTRES	0					
0	Bit 2		SP	1	0	0	BTMCK	0					
0	Bit 1			0	0	0	BTMRES	0					
	Bit 0			1	SYSCK	0	0	0					
	Bit 3		0	0	0	0						P0EBPU3	0
	Bit 2		0	0	0	0						P0EBPU2	0
1	Bit 1		0	0	0	0						P0EBPU1	0
	Bit 0		NRZBF	0	NRZ	0						P0EBPU0	0
	Bit 3											P0EBIO3	0
2	Bit 2											P0EBIO2	0
2	Bit 1											P0EBIO1	0
	Bit 0											P0EBIO0	0
	Bit 3						TMEN	1					
	Bit 2						TMRES	0					
3	Bit 1						TMCK1	0					
	Bit 0						TMCK0	0					

# Fig. 11-1 Register Files (1/2)

\*: On reset





	Column Address	8	9	A	В	С	D	E		F	
Rov Add	, ress	*	*	*	*	*	*	*		*	
	Bit 3									0	0
0	Bit 2									0	0
	Bit 1									0	0
	Bit 0									INT	Ρ
	Bit 3									0	0
1	Bit 2									0	0
'	Bit 1									0	0
	Bit 0									IEG	0
	Bit 3									0	0
2	Bit 2									IPBTM	0
	Bit 1									IP	0
	Bit 0									IPTM	0
	Bit 3						0 0	0	0	0	0
	Bit 2						0 0	0	0	0	0
3	Bit 1						0 0	0	0	0	0
	Bit 0						IRQBTM (	IRQ	0	IRQTM	1

# Fig. 11-1 Register Files (2/2)

\*: On reset

P: When INT pin is high level, 1 or when INT pin is low level, 0.

Name	Address	Valid Bit	Description
ТМС	05H	8	8-bit timer count register
ТММ	06H	8	8-bit timer modulo register
NRZLTMM	03H	8	Low level period setting modulo register for remote controller carrier generation
NRZHTMM	04H	8	High level period setting modulo register for remote controller carrier generation
AR	40H	16	Address register

Table 11-3 Peripheral Hardwre

# **12. INSTRUCTION SET**

# 12.1 Instruction Set Outline

	b15				
b14-b11			0		1
BIN.	HEX.				
0000	0	ADD	r, m	ADD	m, #n4
0001	1	SUB	r, m	SUB	m, #n4
0010	2	ADDC	r, m	ADDC	m, #n4
0011	3	SUBC	r, m	SUBC	m, #n4
0100	4	AND	r, m	AND	m, #n4
0101	5	XOR	r, m	XOR	m, #n4
0110	6	OR	r, m	OR	m, #n4
		INC	AR		
		INC	IX		
		MOVT	DBF, @AR		
		BR	@AR		
		CALL	@AR		
		RET			
		RETSK			
		EI			
		DI			
0111	7	RETI			
		PUSH	AR		
		POP	AR		
		GET	DBF, p		
		PUT	p, DBF		
		PEEK	WR, rf		
		POKE	rf, WR		
		RORC	r		
		STOP	S		
		HALT	h		
		NOP			
1000	8	LD	r, m	ST	m, r
1001	9	SKE	m, #n4	SKGE	m, #n4
1010	А	MOV	@r, m	MOV	m, @r
1011	В	SKNE	m, #n4	SKLT	m, #n4
1100	С	BR	addr (Page 0)	CALL	addr
1101	D	BR	addr (Page 1)	MOV	m, #n4
1110	E	BR	addr (Page 2)	SKT	m, #n
1111	F	BR	addr (Page 3)	SKF	m, #n

## 12.2 Legend

AR	: Address register
ASR	: Address stack register specified by stack pointer
addr	: Program memory address (lower 11 bits)
BANK	: Bank register
CMP	: Compare register
CY	: Carry flag
DBF	: Data buffer
h	: Halt releasing condition
INTEF	: Interrupt enable flag
INTR	: Register automatically saved to stack in case of interrupt
INTSK	: Interrupt stack register
IX	: Index register
MP	: Data memory row address pointer
MPE	: Memory pointer enable flag
m	: Data memory address specified by mR, mc
МR	: Data memory row address (high)
mc	: Data memory column address (low)
n	: Bit position (4 bits)
n n4	: Immediate data (4 bits)
	: Immediate data (4 bits)
n4	: Immediate data (4 bits)
n4 PAGE	<ul><li>Immediate data (4 bits)</li><li>Page (bit 11 and 12 of program counter)</li></ul>
n4 PAGE PC	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> </ul>
n4 PAGE PC p	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> </ul>
n4 PAGE PC р	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> </ul>
n4 PAGE PC р рн рL	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> <li>Peripheral address (lower 4 bits)</li> </ul>
n4 PAGE PC p pH pL r	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> <li>Peripheral address (lower 4 bits)</li> <li>General register column address</li> </ul>
n4 PAGE PC p pH pL r	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> <li>Peripheral address (lower 4 bits)</li> <li>General register column address</li> <li>Register file address</li> </ul>
n4 PAGE PC p pH pL r rf	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> <li>Peripheral address (lower 4 bits)</li> <li>General register column address</li> <li>Register file address</li> <li>Register file address (higher 3 bits)</li> </ul>
n4 PAGE PC pH pL r rf rfR rfR	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> <li>Peripheral address (lower 4 bits)</li> <li>General register column address</li> <li>Register file address (higher 3 bits)</li> <li>Register file address (lower 4 bits)</li> <li>Register file address (lower 4 bits)</li> </ul>
n4 PAGE PC p pH pL r rf rfR rfR rfC SP	<ul> <li>Immediate data (4 bits)</li> <li>Page (bit 11 and 12 of program counter)</li> <li>Program counter</li> <li>Peripheral address</li> <li>Peripheral address (higher 3 bits)</li> <li>Peripheral address (lower 4 bits)</li> <li>General register column address</li> <li>Register file address</li> <li>Register file address (higher 3 bits)</li> <li>Register file address (lower 4 bits)</li> <li>Stack pointer</li> </ul>

## 12.3 List of Instruction Sets

					Instructi	on Code		
Group	Mnemonic	Operand	Operation	OP Code		Operand		
	ADD $r, m$ $(r) \leftarrow (r) + (m)$		$(r) \leftarrow (r) + (m)$	00000	МR	mc	r	
	m, #		$(m) \leftarrow (m) + n4$	10000	МR	mc	n4	
			$(r) \leftarrow (r) + (m) + CY$	00010	MR	mc	r	
Addition	ADDC	m, #n4	$(m) \gets (m) + n4 + CY$	10010	MR	mc	n4	
	INIC	AR	$AR \leftarrow AR + 1$	00111	000	1001	0000	
	INC	IX	$IX \leftarrow IX + 1$	00111	000	1000	0000	
	0115	r, m	r, m $(r) \leftarrow (r) - (m)$		MR	mc	r	
Subtrac-	SUB	m, #n4	$(m) \leftarrow (m) - n4$	10001	MR	mc	n4	
tion	CLIPC	r, m	$(r) \leftarrow (r) - (m) - CY$	00011	МR	mc	r	
	SUBC	m, #n4	$(m) \gets (m) - n4 - CY$	10011	ΜR	mc	n4	
	0.0	r, m	$(r) \leftarrow (r) \lor (m)$	00110	ΜR	mc	r	
	OR	m, #n4	$(m) \gets (m) \lor n4$	10110	МR	mc	n4	
Landard		r, m	$(r) \leftarrow (r) \land (m)$	00100	MR	mc	r	
Logical	AND	m, #n4	$(m) \gets (m) \land n4$	10100	МR	mc	n4	
	r, m		$(r) \leftarrow (r) \ \forall \ (m)$	00101	МR	mc	r	
	XOR	m, #n4	$(m) \gets (m) \ \forall \ n4$	10101	МR	mc	n4	
l. des	SKT	m, #n	$CMP \gets 0,  if \; (m) \land n = n,  then \; skip$	11110	МR	mc	n	
Judge	SKF	m, #n	$CMP \leftarrow 0$ , if (m) $\land$ n = 0, then skip	11111	МR	mc	n	
	SKE	m, #n4	(m)-n4, skip if zero	01001	ШR	mc	n4	
0	SKNE	m, #n4	(m)-n4, skip if not zero	01011	ШR	mc	n4	
Compare	SKGE	m, #n4	(m)-n4, skip if not borrow	11001	ШR	mc	n4	
	SKLT	m, #n4	(m)-n4, skip if borrow	11011	МR	mc	n4	
Rotate	RORC	r	$\blacktriangleright CY \rightarrow (r)_{b3} \rightarrow (r)_{b2} \rightarrow (r)_{b1} \rightarrow (r)_{b0}$	00111	000	0111	r	
	LD	r, m	$(r) \leftarrow (m)$	01000	МR	mc	r	
	ST	m, r	$(m) \gets (r)$	11000	ШR	mc	r	
		@r, m		01010	МR	mc	r	
Transfer	MOV	m, @r		11010	МR	mc	r	
		m, #n4	(m) ← n4	11101	МR	mc	n4	
	MOVT	DBF, @AR	$SP \leftarrow SP - 1$ , $ASR \leftarrow PC$ , $PC \leftarrow AR$ $DBF \leftarrow (PC)$ , $PC \leftarrow ASR$ , $SP \leftarrow SP + 1$	00111	000	0001	0000	

						Instruction	on Code			
Group	Mnemonic	Operand		Operation	OP Code		Operand			
	PUSH	AR	$SP \leftarrow SP - T$	1, ASR $\leftarrow$ AR	00111	000	1101	0000		
	POP	AR	$AR \gets ASR,$	$SP \leftarrow SP + 1$	00111	000	1100	0000		
Tanadan	PEEK	WR, rf	$WR \gets (rf)$		00111	rfR	0011	rfc		
Transfer	POKE	rf, WR	$(rf) \gets WR$		00111	rf <sub>R</sub>	0010	rfc		
	GET	DBF, p	$(DBF) \gets (p)$		00111	рн	1011	p∟		
	PUT	p, DBF	$(p) \gets (DBF)$		00111	рн	1010	p∟		
			μPD17215	PC <sub>10−0</sub> ← addr	01100					
				$PC_{10-0} \leftarrow addr,  PAGE \leftarrow 0$	01100					
Branch			μPD17216	$PC_{10-0} \leftarrow addr, PAGE \leftarrow 1$	01101	addr				
				$PC_{100} \leftarrow addr,  PAGE \leftarrow 0$	01100					
	DD	oddr	μPD17217	$PC_{100} \gets addr,  PAGE \gets 1$	01101					
	BR	addr		$PC_{10-0} \leftarrow addr, PAGE \leftarrow 2$	01110					
			μPD17218	$PC_{100} \leftarrow addr,  PAGE \leftarrow 0$	01100					
				$PC_{100} \leftarrow addr,  PAGE \leftarrow 1$	01101	-				
				$PC_{100} \leftarrow addr,  PAGE \leftarrow 2$	01110					
				$PC_{10-0} \leftarrow addr, PAGE \leftarrow 3$	01111					
		@AR	$PC \gets AR$		00111	000	0100	0000		
	0.411	addr		1, ASR ← PC, dr, PAGE ← 0	11100		addr			
Sub-	CALL	@AR	$\begin{array}{l} SP \leftarrow SP - \\ PC \leftarrow AR \end{array}$	1, ASR ← PC,	00111	000	0101	0000		
routine	RET		$PC \gets ASR,$	$SP \leftarrow SP + 1$	00111	000	1110	0000		
	RETSK		$PC \gets ASR,$	$SP \leftarrow SP + 1$ and skip	00111	001	1110	0000		
	RETI		$PC \gets ASR,$	$INTR \leftarrow INTSK, SP \leftarrow SP + 1$	00111	100	1110	0000		
Interrupt	EI		$INTEF \leftarrow 1$		00111	000	1111	0000		
	DI		$INTEF \leftarrow 0$		00111	001	1111	0000		
	STOP	S	STOP		00111	010	1111	S		
Other	HALT	h	HALT		00111	011	1111	h		
	NOP		No operation	n	00111	100	1111	0000		

## 12.4 Assembler (AS17K) Built-In Macro Instruction

Legend

flag n: FLG type symbol

< >: Contents in < > can be omitted

	Mnemonic	Operand	Operation	n
	SKTn	flag 1,flag n	if (flag 1) to (flag n) = all "1", then skip	$1 \le n \le 4$
	SKFn	flag 1,flag n	if (flag 1) to (flag n) = all "0", then skip	$1 \le n \le 4$
macro	SETn	flag 1,flag n	(flag 1) to (flag n) $\leftarrow$ 1	$1 \le n \le 4$
	CLRn	flag 1,flag n	(flag 1) to (flag n) $\leftarrow 0$	$1 \le n \le 4$
Built-in	NOTn	flog 1 flog p	if (flag n) = "0", then (flag n) $\leftarrow$ 1	1 ≤ n ≤ 4
Bui	NOTI	flag 1,flag n	if (flag n) = "1", then (flag n) $\leftarrow 0$	1 ≥ 11 ≥ 4
	INITFLG	<not> flag 1,</not>	if description = NOT flag n, then (flag n) $\leftarrow 0$	1 ≤ n ≤ 4
	INTELG	···< <not> flag n&gt;</not>	if description = flag n, then (flag n) $\leftarrow$ 1	1 ≥ 11 ≥ 4
	BANKn		$(BANK) \leftarrow n$	n = 0, 1

# **13. ELECTRICAL SPECIFICATIONS**

## **Absolute Maximum Ratings** $(T_A = 25^{\circ}C)$

Item	Symbol	Conditio	ns	Ratings	Unit
Supply Voltage	Vdd			-0.3 to +7.0	V
Input Voltage	Vı			-0.3 to Vpp+0.3	V
Output Voltage	Vo			-0.3 to Vpp+0.3	V
		DEMain	Peak value	-36.0	mA
		REM pin	Effective value	-24.0	mA
High-Level Output Current*	Іон		Peak value	-7.5	mA
		1 pin (P0E pin)	Effective value	-5.0	mA
	-	T	Peak value	-22.5	mA
		Total of P0E pins	Effective value	-15.0	mA
		1 pin (P0C, P0D, P0E,	Peak value	7.5	mA
		REM or WDOUT pin)	Effective value	5.0	mA
Low-Level Output	-	Total of P0C, P0D,	Peak value	22.5	mA
Current*		WDOUT pins	Effective value	15.0	mA
	lol	<b>T</b>	Peak value	30.0	mA
		Total of P0E pins	Effective value	20.0	mA
Operating Ambient Temperature	TA		1	-40 to +85	°C
Storage Temperature	Tstg			-65 to +150	°C
Power Dissipation	Pd	T <sub>A</sub> = 85 °C		180	mW


\*: Calculate effective value by this expression: [Effetive value] = [Peak value]  $\times \sqrt{\text{Duty}}$ 

Caution: Even if one of the parameters exceeds its absolute maximum rating even momentarily, the quality of the product may be degraded. The absolute maximum rating therefore specifies the upper or lower limit of the value at which the product can be used without physical damages. Be sure not to exceed or fall below this value when using the product.

Item	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
	Vdd1	f <sub>x</sub> = 1 MHz	High-speed mode (Instruction execution time: 16 $\mu$ s)				
	(		Ordinary mode (Instruction execution time: 8 $\mu$ s)	2.0	3.0	5.5	
Supply Voltage	Vdd3	f <sub>x</sub> = 4 MHz	High-speed mode (Instruction execution time: 4 $\mu$ s)	2.2	3.0	5.5	V
	Vdd4	f <sub>x</sub> = 8 MHz	High-speed mode (Instruction execution time: 2 $\mu$ s)	3.5	5.0	5.5	
Oscillation Frequency	fx			1.0	4.0	8.0	MHz
Operating Temperature	Ta			-40	+25	+85	°C
Low-Voltage Detector Circuit* (Mask Option)	Тсү	Ta = −10 to	$T_a = -10 \text{ to } +85^{\circ}\text{C}$			32	μS

## **Recommended Operating Ranges** (V<sub>DD</sub> = 2.0 to 5.5 V, $T_A = -40$ to +85°C)

\*: Reset if the status of V<sub>DD</sub> = 0.8 to 2.2 V lasts for 1 ms or longer. Program hang-up does not occur even if the voltage drops, until the reset function is effected (when the RESET pin and WDOUT pin are connected). Some oscillators stop oscillating before the reset function is effected.



**Remark:** The region indicated by the broken line in the above figure is the guaranteed operating range in the high-speed mode.


Resonator	Recommended Constants	Item	Conditions	MIN.	TYP.	MAX.	Unit
	Xin Xout	Oscillation frequency (f <sub>x</sub> )* <sup>1</sup>		1.0	4.0	8.0	MHz
Ceramic		Oscillation stabilization time* <sup>2</sup>	After V <sub>DD</sub> reached MIN. in oscillation voltage range			4	ms

#### System Clock Oscillator Circuit Characteristics (TA = -40 to +85°C, VDD = 2.0 to 5.5 V)

- \* 1: The oscillation frequency only indicates the oscillator characteristics.
  - 2: The oscillation stabilization time is necessary for oscillation to be stabilized, after VDD application or STOP mode release.

- Keep wiring length as short as possible.
- Do not cross a signal line with some other signal lines. Do not route the wiring in the vicinity of lines through which a large current flows.
- Always keep the oscillator circuit capacitor ground at the same potential as GND. Do not ground the capacitor to a ground pattern, through which a large current flows.
- Do not extract signals from the oscillator circuit.

External circuit example



Caution: To use a system clock oscillator circuit, perform the wiring in the area enclosed by the dotted line in the above figure as follows, to avoid adverse wiring capacitance influences:

## **Ceramic resonators**

Manufacturer	Product Name	Reco	mmended Constants		Oscillation Voltage Range			
		C1 (pF)	C2 (pF)	R1 (kΩ)	MIN. (V)	MAX. (V)		
Murata Mfg, Co., Ltd.	CSB1000J	100	100	4.7	2.0	5.5		
	CSA2.00MG	30	30	_	2.0	5.5		
	CSA4.00MG	30	30	-	2.0	5.5		
	CSA6.00MG	30	30	_	2.0	5.5		
	CSA8.00MTZ	30	30	_	2.1	5.5		
	CST2.00MG	_	_	-	2.0	5.5		
	CST4.00MGW	-	-	-	2.0	5.5		
	CST6.00MGW	_	_	_	2.0	5.5		
	CST8.00MTW	-	-	-	2.1	5.5		
Kyocela Corp.	KBR-1000Y/F	100	100	-	2.0	5.5		
	KBR-2.0MS	47	47	-	2.0	5.5		
	KBR-4.0MSA	33	33	_	2.0	5.5		
	KBR-4.0MKS/MWS	-	-	_	2.0	5.5		
	KBR-6.0MSA	33	33	—	2.2	5.5		
	KBR-6.0MKS/MWS	-	_	_	2.0	5.5		
	KBR-8.0M	33	33	-	2.2	5.5		
	PBRC2.00A	47	47	_	2.0	5.5		
	PBRC3.58A	33	33	-	2.0	5.5		
	PBRC4.00A	33	33	-	2.0	5.5		
	PBRC6.00A	33	33	_	2.0	5.5		
	PBRC8.00A	33	33	-	2.0	5.5		
TDK Corp.	FCR2.0M3	33	33	_	2.0	5.5		
	FCR2.0MC3	-	-	_	2.0	5.5		
	FCR4.0M5	33	33	_	2.0	5.5		
	FCR4.0MC5	-	-	_	2.0	5.5		
	CCR4.0MC3	_	_	-	2.0	5.5		
Matsushita Electronics Com-	EFOEC2004A4	_	-	_	2.0	5.5		
ponents Co., Ltd.	EFOEC4004A4	-	_	_	2.0	5.5		
	EFOEC6004A4	_	_	_	2.0	5.5		
	EFOEC8004A4	_		_	2.0	5.5		
	EFOEN2004A4	33	33	_	2.0	5.5		
	EFOEN4004A4	33	33	_	2.0	5.5		
	EFOEN6004A4	33	33	_	2.0	5.5		
	EFOEN8004A4	33	33	_	2.0	5.5		

\*

 $\star$ 

 $\star$ 

# **DC Characteristics** (VDD = 2.0 to 5.5 V, $T_A = -40$ to +85°C)

Item	Symbol	Со	nditions	MIN.	TYP.	MAX.	Uni
	Vih1	RESET, INT pin		0.8Vdd		Vdd	V
	VIH2	P0A, P0B		0.7Vdd		Vdd	V
High-Level Input Voltage	Vінз	P0E	$2.0 \text{ V} \leq \text{V}_{\text{DD}} < 3.0 \text{ V}$	Vdd-0.3		Vdd	V
	VIH4	P0E	$3.0 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	Vdd-0.5		Vdd	V
	Vih5	Xin		0.8Vdd		Vdd	V
	VIL1	RESET, INT pin		0		0.2Vdd	V
	VIL2	P0A, P0B		0		0.3Vdd	V
Low-Level Input Voltage	VIL3	P0E		0		0.35Vdd	V
	VIL4	Xin		0		0.2Vdd	V
High-Level Input Leakage Current	Іцін	INT, RESET, P0A, P0B, P0E	Vih = Vdd			3.0	μA
	ILIL1	INT	VIL = 0 V			-3.0	μŀ
Low-Level Input Leakage Current	ILIL2	P0E	VIL = 0 V w/o pull-up resistor			-3.0	μA
High-Level Output Leakage Current	Ігон	<u>P0C, P0</u> D, P0E, WDOUT	Voh = Vdd			3.0	μŀ
	ILOL1	WDOUT	Vol = 0 V			-3.0	μŀ
Low-Level Output Leakage Current	ILOL2	P0E	VoL = 0 V w/o pull-up resistor			-3.0	μA
High-Level Input Current	Ін	Xin	Vih = Vdd			20	μA
Low-Level Input Current	IL	Xin	VIL = 0 V			-20	μA
		RESET, POE	$V_{DD} = 3 \text{ V} \pm 10\%$	25	50	100	k۵
	Ru1 -	RESET, POE	$V_{DD} = 5 \text{ V} \pm 10\%$	25	50	100	k۵
Internal Pull-Up Resistor	D	P0A, P0B	$V_{DD} = 3 \text{ V} \pm 10\%$	100	200	400	k۵
	Ru2	P0A, P0B	$V_{DD} = 5 \text{ V} \pm 10\%$	100	200	400	k۵
High-Level Output Current	Іон	REM	Vон = 1.0 V, VDD = 3 V	-6.0	-13.0		m
High-Level Output Voltage	Vон	P0E, REM	Іон = -0.5 V mA	Vdd-0.3			V
Low-Level Output Voltage	Vol1	POC, POD, REM, WDOUT	loL = 0.5 mA			0.3	V
	Vol2	P0E	lo∟ = 1.5 mA			0.3	V
Low-Voltage Detector Circuit	Vdt1			0.8	1.6	2.4	V
(Mask Option)	Vdt2	$T_{A} = -10 \text{ to } +85^{\circ}\text{C}$		0.8	1.6	2.2	V
Data Retension Voltage	Vddr	STOP mode		1.3			V


Item	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
	ldd1	Operating mode (high-speed mode)	f <sub>x</sub> = 8 MHz			2	4	mA
	IDD2	HALT mode	f <sub>x</sub> = 8 MHz	$ V_{DD} = 5 V \pm 10\%$		0.9	2.4	mA
		Operating mode		$V_{DD} = 5 \text{ V} \pm 10\%$		1.3	3.0	mA
		(high-speed mode)		$V_{\text{DD}} = 3 \text{ V} \pm 10\%$		0.5	1.0	mA
	IDD3	Operating mode	$f_x = 4 \text{ MHz}$	$V_{DD} = 5 \text{ V} \pm 10\%$		1.0	2.0	mA
		(ordinary mode)		$V_{DD} = 3 \text{ V} \pm 10\%$		0.4	0.8	mA
				VDD = 2 to 2.2 V		0.2	0.4	mA
		HALT mode	f <sub>x</sub> = 4 MHz	$V_{\text{DD}} = 5 \text{ V} \pm 10\%$		0.8	1.8	mA
	IDD4			$V_{DD} = 3 \text{ V} \pm 10\%$		0.3	0.6	mA
				VDD = 2 to 2.2 V		0.15	0.3	mA
		Operating mode (high-speed mode)	f <sub>x</sub> = 1 MHz	$V_{\text{DD}} = 3 \text{ V} \pm 10\%$		0.25	0.5	mA
Supply Current	IDD5			VDD = 2 to 2.2 V		0.15	0.3	mA
			f <sub>x</sub> = 1 MHz	$V_{\text{DD}} = 3 \text{ V} \pm 10\%$		0.2	0.4	mA
	Idd6	HALT mode		VDD = 2 to 2.2 V		0.1	0.2	mA
		STOP mode		$V_{DD} = 5 \text{ V} \pm 10\%$		1	30	μA
	IDD7	$(T_A = -40 \text{ to } +85^{\circ}\text{C})$	C)	$V_{\text{DD}} = 3 \text{ V} \pm 10\%$		1	20	μΑ
				VDD = 2 to 2.2 V		1	16	μΑ
		STOP mode		$V_{DD} = 5 \text{ V} \pm 10\%$		1	20	μΑ
	IDD8	$(T_A = -20 \text{ to } +70^{\circ}\text{C})$	))	$V_{DD} = 3 \text{ V} \pm 10\%$		1	10	μA
				V <sub>DD</sub> = 2 to 2.2 V		1	8	μA
		STOP mode		$V_{DD} = 5 \text{ V} \pm 10\%$		1	5	μA
	IDD9	$(T_A = 25^{\circ}C)$		$V_{DD} = 3 \text{ V} \pm 10\%$		1	5	μΑ
						1	5	μA


Item	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CDU Clock Cycle Time*	tcy1	V <sub>DD</sub> = 3.5 to 5.5 V	1.99		32.2	μs
CPU Clock Cycle Time* (Instruction Execution Time)	tcy2	V <sub>DD</sub> = 2.2 to 5.5 V	3.98		32.2	μs
	tсүз		7.96		32.2	μs
INT High/Low Level Width	tioн, tiol	VDD = 4.5 to 5.5 V	10			μs
			50			μs
RESET Low Level Width	trsl	VDD = 4.5 to 5.5 V	10			μs
			50			μs

## AC Characteristics (VDD = 2.0 to 5.5 V, $T_A = -40$ to +85°C)


\*: The CPU clock cycle time (instruction execution time) is determined by the oscillation frequency of the oscillator connected and SYSCK (RF: address 02H) of the register file.

The figure on the right shows the CPU clock cycle time tcy vs. supply voltage VDD characteristics (refer to **4. CLOCK GENERATOR CIRCUIT**).







## 14. CHARACTERISTIC WAVEFORMS (REFERENCE VALUE)




IDD vs fx (Operation mode)





### **15. APPLICATION CIRCUIT EXAMPLE**





 $\ominus = \Box$ 


**Remark:** The **RESET** pin can be connected to a pull-up resistor by the mask option.

★ 16. PACKAGE DRAWINGS

# 28 PIN PLASTIC SHRINK DIP (400 mil)







#### NOTES


1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	28.46 MAX.	1.121 MAX.
В	2.67 MAX.	0.106 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.85 MIN.	0.033 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	10.16 (T.P.)	0.400 (T.P.)
L	8.6	0.339
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°
		S28C-70-400B-1


S28C-70-400B-1


## 28 PIN PLASTIC SOP (375 mil)



detail of lead end







#### NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES		
А	18.07 MAX.	0.712 MAX.		
В	0.78 MAX.	0.031 MAX.		
С	1.27 (T.P.)	0.050 (T.P.)		
D	$0.40^{+0.10}_{-0.05}$	$0.016^{+0.004}_{-0.003}$		
Е	0.1±0.1	0.004±0.004		
F	2.9 MAX.	0.115 MAX.		
G	2.50	0.098		
н	10.3±0.3	$0.406\substack{+0.012\\-0.013}$		
I	7.2	0.283		
J	1.6	0.063		
к	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$		
L	0.8±0.2	$0.031\substack{+0.009\\-0.008}$		
М	0.12	0.005		
Ν	0.15	0.006		
Р	3°+7° -3°	3°+7° -3°		

P28GM-50-375B-3

 $\star$ 

#### **17. RECOMMENDED SOLDERING CONDITIONS**

For the  $\mu$ PD17215, 17216, 17217, and 17218, soldering must be performed under the following conditions. For details of recommended conditions for surface mounting, refer to information document "Semiconductor device mounting technology manual" (C10535E).

For other soldering methods, please consult with NEC personnel.

#### Table 17-1 Soldering Conditions of Surface Mount Tye

μPD17215GT-xxx:	28-pin plastic SOP (375 mil)
μPD17216GT-xxx:	28-pin plastic SOP (375 mil)
μPD17217GT-xxx:	28-pin plastic SOP (375 mil)
μPD17218GT-xxx:	28-pin plastic SOP (375 mil)

Soldering Method	Soldering Conditions	Symbol
Infrated Reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (210 °C min.), Number of times: 2 max., Days: 7 days* (after that, prebaking is necessary for 20 hours at 125 °C) <cautions> Products other than those supplied in thermal-resistant tray (magazine, taping, and non-thermal-resistant tray) cannot be baked in their packs.</cautions>	IR35-207-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (210 °C min.), Number of times: 2 max., Days: 7 days* (after that, prebaking is necessary for 20 hours at 125 °C) <cautions> Products other than those supplied in thermal-resistant tray (magazine, taping, and non-thermal-resistant tray) cannot be baked in their packs.</cautions>	VP15-207-2
Partial Heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per side of device)	_

\*: The number of days the device can be stored after the dry pack was opened, under storage conditions of 25 °C and 65 % RH max.

Caution: Do not use two or more solderong methods in combination (except the partial heating method).

#### Table 17-2 Soldering Conditions of Through-Hole Tye

μPD17215CT-xxx:	28-pin plastic shrink DIP (400 mil)
μPD17216CT-xxx:	28-pin plastic shrink DIP (400 mil)
μPD17217CT-xxx:	28-pin plastic shrink DIP (400 mil)
μPD17218CT-xxx:	28-pin plastic shrink DIP (400 mil)

Soldering Method	Soldering Conditions	
Wave Soldering (Only for pins)	Solder bath temperature: 260 °C max., Time: 10 seconds max.	
Partial Heating	Pin temperature: 300 °C max., Time: 3 seconds max. (per pin)	

# Caution: The wave solding must be performed at the lead part only. Note that the solder must not be directly contacted to the package body.

### APPENDIX A. DIFFERENCES AMONG $\mu\text{PD17215},$ 17216, 17217, 17218 AND $\mu\text{PD17P218}$

 $\mu$ PD17P218 is equipped with PROM to which data can be written by the user instead of the internal mask ROM (program memory) of the  $\mu$ PD17218.

Table A-1 shows the differences between the  $\mu$ PD17215, 17216, 17217, 17218 and  $\mu$ PD17P218.

The differences among these five models are the program memory and mask option, and their CPU functions and internal hardware are identical. Therefore, the  $\mu$ PD17P218 can be used to evaluate the program developed for the  $\mu$ PD17215, 17216, 17217, and 17218 system. Note, however, that some of the electrical specifications such as supply current and low-voltage detection voltage of the  $\mu$ PD17P218 are different from those of the  $\mu$ PD17215, 17216, 17217, and 17218.

Product Name	μPD17P218	μPD17P218 μPD17215 μPD17216		μPD17217	μPD17218	
Program Memory	One-time PROM Mask ROM					
rigram memory	16 K bytes (8192 × 16) (0000H-1FFFH)	4 K bytes (2048 × 16) (0000H-07FFH) 8 K bytes (4096 × 16) (0000H-0FFFH)		12 K bytes (6144 × 16) (0000H-17FFH)	16 K bytes (8192 × 16) (0000H-1FFFH)	
Data Memory	$223 \times 4$ bits	111 ×	4 bits	223 ×	4 bits	
Pull-Up Resistor of RESET Pin	Provided		Any (ma	sk option)		
Low-Voltage Detector Circuit *	Provided		Any (ma	sk option)		
VPP Pin, Operation Mode Select Pin	Provided	Provided Not provided				
Instruction Execution Time		4 µs (4 MHz cer	amic oscillator: in h amic oscillator: in h ramic oscillator: in h	igh-speed mode)		
Operation When P0C, P0D Are Standby		Retain output le	vel immediately befo	ore standby mode		
Supply Voltage		VDD = 2.2 to 5.5	V (at fx = 4 MHz, in	high-speed mode)		
Package			in plastic SOP (375 plastic shrink DIP (4			

Table A-1 Differences among  $\mu$ PD17215, 17216, 17217, 17218 and  $\mu$ PD17P218

\*: Although the circuit configuration is identical, its electrical characterisitcs differ depending on the product.

Item	Product Name	μPD17201A	μPD17207	μPD17202A	Α μPD17215 μPD17216 μPD17217 μP			μPD17218
ROM Capacit	ty (Bit)	3072 × 16	4096 × 16	2048	× 16 4096 × 16 6144		6144 × 16	8192 × 16
RAM Capacit	y (Bit)	336 × 4		112 × 4	111 × 4		223	× 4
LCD Controller/Driver		136 segments max.		96 segments max.	Not provided			
Infrared Rem Carrier Gene	ote Controller rator (REM)	LED output is high-actives		LED output is low- actives	Internal (no LED output)			
I/O Ports		19 li	nes	16 lines		20	ines	
External Inter	rrupt (INT)	1 li (rising-edge			1 line (rising-e	edge, falling-eo	dge, detection	)
Analog Input		4-channels	(8-bit A/D)			Not provided		
Timer		2-channels 8-bit timer Watch timer			2-channels 8-bit timer Basic interval timer			
Watchdog Tir	mer	Internal (WDOUT output)						
Low-Voltage Detector Circuit*		Not provided			Internal (WDOUT output)			
Serial Interfa	се	1-channel			Not provided			
Stack		5 levels (3 levels for multiplexed interrupt)						
Instruction Execution Time	Main System Clock	4 μs (4 MHz: with ceramic or crystal oscillator)			<ul> <li>2 μs (8 MHz ceramic oscillator: In high-speed mode)</li> <li>4 μs (4 MHz ceramic oscillator: In high-speed mode)</li> <li>16 μs (1 MHz ceramic oscillator: In high-speed mode)</li> </ul>			
	Subsystem Clock	488 ms (32.768 kHz: with crystall oscillator)			Not provided			
Supply Voltage (With Subsystem Clock)		$V_{DD}$ = 2.2 to 5.5 V ( $V_{DD}$ = 2.0 to 5.5 V)			V <sub>DD</sub> = 2.2 to 5.5 V			
Standby Function		STOP, HALT						
Package		80-pin pla	0-pin plastic QFP 64-pin plastic C		28-pin plastic SOP 28-pin plastic shrink DIP			
One-Time PROM Products		µPD17	7P207	μPD17P202A		µPD1	7P218	

## APPENDIX B. FUNCTIONAL COMPARISON OF $\mu$ PD17215 SUBSERIES RELATED PRODUCTS

\*: Note that although all the prodcts have the same circuit construction, the electrical specifications differ dependant on each product.

## APPENDIX C. DEVELOPMENT TOOLS

To develop the programs for the  $\mu$ PD17215 subseries, the following development tools are available:

#### Hardware

Name	Remarks
In-Circuit Emulator (IE-17K, IE-17K-ET *1, EMU-17K *2	<ul> <li>IE-17K, IE-17K-ET, and EMU-17K are the in-circuit emulators used in common with the 17K series microcomputer.</li> <li>IE-17K and IE-17K-ET are connected to a PC-9800 series or IBM PC/AT<sup>™</sup> as the host machine with RS-232C. EMU-17K is inserted into the expansion slot of a PC-9800 series. By using these in-circuit emulators with a system evaluation board corresponding to the microcomputer, the emulators can emulate the microcomputer. A higher level debugging environment can be provided by using man-machine interface <i>SIMPLEHOST<sup>™</sup></i>. EMU-17K also has a function by which you can check the contents of data memory real-time.</li> </ul>
SE Board (SE-17215)	This is an SE board for $\mu$ PD17215 subseries. It can be used alone to evaluate a system or in combination with an in-circuit emulator for debugging.
Emulation Probe (EP-17K28CT)	EP-17K28CT is an emulation probe for 17K series 28-pin shrink DIP (400mil).
Emulation Probe (EP-17K28GT)	EP-17K28GT is an emulation probe for 17K series 28-pin SOP (375 mil). When used with EV-9500GT-28 <sup>Note 3</sup> , it connects an SE board to the target system.
Conversion Adapter (EV-9500GT-28 * <sup>3</sup> )	EV-9500GT-28 is a conversion adapter for 28-pin SOP (375 mil) and is used to connect EP-17K28GT to the target system.
PROM Programmer (AF-9703 * <sup>4</sup> , AF-9704 * <sup>4</sup> , AF-9705 * <sup>4</sup> , AF-9706 * <sup>4</sup> )	AF-9703, AF-9704, AF-9705, and AF-9706 are PROM programmers corresponding to $\mu$ PD17P218. By connecting program adapter AF-9808J or AF-9808H to this PROM programmer, $\mu$ PD17P218 can be programmed.
Program Adapter (AF-9808J *4, AF-9808H *4)	AF-9808J and AF-9808H are adapters that is used to program $\mu$ PD17P218CT and $\mu$ PD17P218GT respectively, and is used in combination with AF-9703, AF-9704, AF-9705, or AF-9706.

- \*1: Low-cost model: External power supply type
- 2: This is a product from I.C Corp. For details, consult I.C Corp. (Tel: Tokyo 03-3447-3793).
- 3: Two EV-9500GT-28s are supplied with the EP-17K28GT. Five EV-9500GT-28s are optionally available as a set.
- 4: These are products from Ando Electric Co., Ltd. For details, consult Ando Electric Co., Ltd. (Tel: Tokyo 03-3733-1163).

#### Software

Name	Outline	Host Machine	OSI	Vedia	Supply	Order Code
	AS17K is an assembler	PC-9800	MS-DOS <sup>™</sup>		5" 2HD	μ\$5A10A\$17K
17K Series Assembler	common to the 17K series products. When developing the program of the $\mu$ PD17215	series			3.5" 2HD	μS5A13AS17K
(AS17K)	subseries, AS17K is used in combination with a device file (AS17215, AS17216, AS17217, or AS17218)	IBM PC/AT		NOS <sup>TM</sup>	5" 2HC	μ\$7B10A\$17K
	or AS17218).		FCD	PC DOS <sup>TM</sup>		μ\$7B13A\$17K
	AS17215, AS17216, AS17217, and AS17218 are device files for $\mu$ PD17215, 17216, 17217, and 17218 respectirely, and are used in combination with an assembler for the 17K series (AS17K).	PC-9800	MS-DOS		5" 2HD	μS5A10AS17215 *
Device File (AS17215 AS17216 AS17217 AS17218)		series			3.5" 2HD	μS5A10AS17215 *
			PC DOS		5" 2HC	μS5A10AS17215 *
		IBM PC/AT			3.5" 2HC	μS5A10AS17215 *
	SIMPLEHOST is a software		MS-DOS		5" 2HD	μ\$5A10ΙΕ17Κ
Support Software	package that enables man- machine interface on the Windows <sup>TM</sup> when a program is developed by using an in-circuit emulator and a personal computer.	series	M3-D03	- Windows	3.5" 2HD	μ\$5A13IE17K
(SIMPLE- HOST)		IBM PC/AT			5" 2HC	μ\$7B10IE17K
			PC DOS		3.5" 2HC	μ\$7B13IE17K

\*:  $\mu$ S××××AS17215 includes AS17215, AS17216, AS17217, and AS17218.

Remark: The corresponding OS versions are as follows:

OS	Version
MS-DOS	Ver. 3.30 to Ver. 5.00A *
PC DOS	Ver. 3.1 to Ver. 5.0 *
Windows	Ver. 3.0 to Ver. 3.1

\*: Ver. 5.00/5.00A of MS-DOS and Ver. 5.0 of PC DOS have a task swap function, but this function cannot be used with this software.

[MEMO]

## NOTES FOR CMOS DEVICES -

## **1** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.) Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd. Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1. Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99 NEC Electronics (Germany) GmbH Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A. Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A. Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388 NEC Electronics Hong Kong Ltd. Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd. United Square, Singapore 1130 Tel: 253-8311 Fax: 250-3583

NEC Electronics Taiwan Ltd. Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A. Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

### SIMPLEHOST is a trademark of NEC Corporation. MS-DOS and Windows are trademarks of Microsoft Corporation. PC/AT and PC DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

- Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.