

A 22 V, 13.3 m Ω , 5 A Integrated Power Switch with VIN Lockout Select and Load Power Monitor Output

General Description


The SLG59H1007V is a high-performance, self-powered 13.3 m Ω NMOS power switch designed for all 4.5 to 22 V power rails up to 5A. Using a proprietary MOSFET design, the SLG59H1007V achieves a stable 13.3 m Ω RDSON across a wide input/supply voltage range and over temperature. Using Silego's proprietary CuFET $^{\text{TM}}$ technology, the SLG59H1007V package also exhibits a low thermal resistance for high-current operation.

Designed to operate over a -40 $^{\circ}$ C to 85 $^{\circ}$ C range, the SLG59H1007V is available in a low thermal resistance, RoHS-compliant, 1.6 x 3.0 mm STQFN package.

Features

- Wide Operating Supply Voltage: 4.5 V to 22 V
- · Maximum Continuous Switch Current: 5 A
- · Internal nFET Power Limiting
- High-performance MOSFET Switch Low RDSON: 13.3 m Ω at V_{IN} = 22 V Low Δ RDSON/ Δ VIN: <0.05 m Ω /V Low Δ RDSON/ Δ T: <0.06 m Ω /°C
- · 4-Level, Pin-programmable VIN Overvoltage Lockout
- · Capacitor-programmable Inrush Current Control
- Two stage Current Limit Protection:
 Resistor-programmable Active Current Limit
 Internal Short-circuit Current limit
- Open Drain FAULT Signaling
- · Load Power Analog Output Monitor
- Fast 4 kΩ Output Discharge
- · Pb-Free / Halogen-Free / RoHS Compliant Packaging

Pin Configuration




18-pin STQFN 1.6 x 3.0 mm, 0.40mm pitch (Top View)

Applications

- · Power-Rail Switching
- Multifunction Printers
- · Large-format Copiers
- Telecommunications Equipment
- High-performance Computing 5V, 12V, 15V, and 20V Point-of-Load Power Distribution
- · Motor Drives

Block Diagram and a 20 V / 3 A Typical Application Circuit





Pin Description

Pin#	Pin Name	Туре	Pin Description
1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59H1007V's state machine. ON is an asserted HIGH, level-sensitive CMOS input with VIL < 0.3 V and VIH > 0.85 V. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
2	SEL0	Input	As level-sensitive, CMOS inputs with VIL < 0.3 V and VIH > 1.65 V, the SEL0 (LSB) and the SEL1 (MSB) pins select one of four VIN overvoltage lockout thresholds. Please see the Applications Section for additional information and the Electrical Characteristics table for the VIN overvoltage thresholds. A logic LOW on either pin is achieved by connecting the pin of interest to GND; a logic HIGH on either pin is achieved by connecting a 10 k Ω external resistor from the pin in question to the system's local logic supply.
3	GND	GND	Pin 3 is the main ground connection for the SLG59H1007V's internal charge pump, its gate drive and current-limit circuits as well as its internal state machine. Therefore, use a short, stout connection from Pin 3 to the system's analog or power plane.
4-8	VIN	MOSFET	VIN supplies the power for the operation of the SLG59H1007V, its internal control circuitry, and the drain terminal of the nFET power switch. With 5 pins fused together at VIN, connect a 47 μF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at 50 V or higher.
9-13	VOUT	MOSFET	Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a 22 μ F (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at 50 V or higher.
14	SEL1	Input	Please see SEL0 Pin Description above
15	FAULT	Output	An open drain output, FAULT is asserted within TFAULT LOW when a VIN overvoltage, a current-limit, a nFET SOA, or an over-temperature condition is detected. FAULT is deasserted within TFAULT HIGH when the fault condition is removed. Connect an 100 k Ω external resistor from the FAULT pin to local system logic supply.
16	CAP	Output	A low-ESR, stable dielectric, ceramic surface-mount capacitor connected from CAP pin to GND sets the VOUT slew rate and overall turn-on time of the SLG59H1007V. For best performance, the range for CAP values are 10 nF \leq CAP \leq 20 nF $-$ please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher. Please consult Applications Section on how to select CAP based on VOUT slew rate and loading conditions.
17	POUT	Output	POUT is the SLG59H1007V's load power monitor output. As an analog output current, this signal when applied to a ground-reference resistor generates a voltage proportional to the power applied at VIN (VIN x IDS). POUT pin voltage has voltage compliance range of 0.5 V \leq V(IOUT) \leq 4V. Optimal POUT linearity is exhibited for 0.5 A \leq IDS \leq 5 A. In addition, it is recommended to bypass the POUT pin to GND with a 0.18 nF capacitor. Please consult the Applications Section for additional information on the SLG59H1007V's POUT feature
18	RSET	Input	A 1%-tolerance, metal-film resistor between 18 k Ω and 95 k Ω sets the SLG59H1007V's active current limit. A 95 k Ω resistor sets the SLG59H1007V's active current limit to 1 A and a 18 k Ω resistor sets the active current limit to 5 A.

Ordering Information

Part Number	Туре	Production Flow
SLG59H1007V	STQFN 18L FC	Industrial, -40 °C to 85 °C
SLG59H1007VTR	STQFN 18L FC (Tape and Reel)	Industrial, -40 °C to 85 °C

000-0059H1007-100 Page 2 of 20



Absolute Maximum Ratings

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
		Continuous	-0.3		30	V
V _{IN} to GND	Power Switch Input Voltage to GND	Maximum pulsed VIN, pulse width <0.1s			32	V
V _{OUT} to GND	Power Switch Output Voltage to GND		-0.3		VIN	V
ON, SEL[1,0], CAP, R <u>SET, P</u> OUT, and FAULT to GND	ON, SEL[1,0], CAP, RSET, POUT, and FAULT Pin Voltages to GND		-0.3		7	V
T _S	Storage Temperature		-65		150	°C
ESD _{HBM}	ESD Protection	Human Body Model	2000			V
ESD _{CDM}	ESD Protection	Charged Device Model	500			V
MSL	Moisture Sensitivity Level			1	I	
θ_{JA}	Thermal Resistance	1.6 x 3.0 mm 18L STQFN; Determined with the device mounted onto a 1 in ² , 1 oz. copper pad of FR-4 material		40		°C/W
MOSFET IDS _{CONT}	Continuous Current from VIN to VOUT	T _J < 150°C			5	Α
MOSFET IDS _{PEAK} Peak Current from VIN to VOUT		Maximum pulsed switch current, pulse width < 1 ms, 1% duty cycle			6	A

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Electrical Characteristics

 $4.5~V \le V_{IN} \le 22~V$; CIN = 47 μ F, T_A = -40 $^{\circ}$ C to 85 $^{\circ}$ C, unless otherwise noted. Typical values are at T_A = 25 $^{\circ}$ C

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating Input Voltage		4.5		22	V
		V _{IN} ↑; SEL[1,0] = [0,0]	5.6	6	6.3	V
V	VIN Overveltage Leekout Threshold	V _{IN} ↑; SEL[1,0] = [0,1]	10.2	10.8	11.4	V
VIN(OVLO)	VIII Overvoitage Lockout Threshold	V _{IN} ↑; SEL[1,0] = [1,0]	13.5	14.4	15.2	V
		V _{IN} ↑; SEL[1,0] = [1,1]	22.6	24	25.2	V
V _{IN(UVLO)}	VIN Undervoltage Lockout Threshold	V _{IN} ↓	2.4		3.8	V
IQ	Quiescent Supply Current	ON = HIGH; I _{DS} = 0 A		0.5	0.6	mA
I _{SHDN}	OFF Mode Supply Current	ON = LOW; I _{DS} = 0 A		1	3	μA
PDS	Static Drain to Source ON Pecietance	T _A = 25°C; I _{DS} = 0.1 A		13.3	14	mΩ
KD30N	Static Drain to Source On Nesistance	T _A = 85°C; I _{DS} = 0.1 A		17.7	18	mΩ
I	Active Current Limit, I _{ACL}	$V_{OUT} > 0.5 \text{ V; R}_{SET} = 30.1 \text{ k}\Omega$	2.8	3.2	3.6	Α
iLIMIT	VIN Overvoltage Lockout Threshold VIN Undervoltage Lockout Threshold IQ Quiescent Supply Current SHDN OFF Mode Supply Current DSON Static Drain to Source ON Resistance Active Current Limit, I _{ACL} Short-circuit Current Limit, I _{SCL}	V _{OUT} < 0.5 V	1	0.5		Α
T _{ACL}	Active Current Limit Response Time	R_{SET} = 51.6 k Ω		120		μs

000-0059H1007-100 Page 3 of 20



Electrical Characteristics (continued)

 $4.5 \text{ V} \le \text{V}_{\text{IN}} \le 22 \text{ V}$; CIN = 47 μF , T_{A} = -40°C to 85°C, unless otherwise noted. Typical values are at T_{A} = 25°C


Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
R _{DSCHRG}	Output Discharge Resistance		3.5	4.4	5.3	kΩ
	Load Power (V _{IN} x I _{DS}) Analog Monitor	V _{IN} = 12 V; I _{DS} = 3 A	14.7	15	16.5	μA
P_{OUT}	Output	V _{IN} = 22 V; I _{DS} = 3 A	26.5	27.5	29.5	μΑ
T _{POUT}	P _{OUT} Response Time to Change in Main MOSFET Current	C _{POUT} = 180 pF; Step load 0 to 2.4 A; 0% to 90% P _{OUT}		45		μs
CAP _{OUT}	Output Capacitive Load to GND		22			μF
Ton Balan	ON Delay Time	50% ON to 10% V_{OUT} ↑; V_{IN} = 4.5 V; CAP = 10 nF; R_{LOAD} = 100 Ω , C_{LOAD} = 10 μ F		0.3	0.5	ms
T _{ON_Delay}	ON Boldy Time	50% ON to 10% V_{OUT} ↑; V_{IN} = 22 V; CAP = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 μ F		0.7	1.2	ms
		50% ON to 90% V _{OUT} ↑	Set by	y External	5.3 16.5 29.5 0.5 1.2 al CAP ¹ 2.1 8 al CAP ¹ \	ms
T _{Total_ON}	Total Turn-on Time	50% ON to 90% V_{OUT} ↑; V_{IN} = 4.5 V; CAP = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 μF		1.4	2.1	ms
		50% ON to 90% V_{OUT} ↑; V_{IN} = 22 V; CAP = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 μF		5	8	ms
		50% ON to 90% V _{OUT} ↑	Set by External CAP ¹		CAP ¹	V/m
V _{OUT(SR)}	VOUT Slew rate	10% to 90% V_{OUT} ↑; V_{IN} = 4.5 V; CAP = 10 nF; R_{LOAD} = 100 Ω, C_{LOAD} = 10 μF	2.7	3.2	3.9	V/m
		10% to 90% V_{OUT} ↑; V_{IN} = 22 V; CAP = 10 nF; R_{LOAD} = 100 Ω , C_{LOAD} = 10 μ F	2.9	3.1	3.4	V/m
T _{OFF_Delay}	OFF Delay Time	50% ON to $V_{OUT}\downarrow$; R _{LOAD} = 100 Ω , No C _{LOAD}		15		μs
T _{Fall}	VOUT Fall Time	ON = HIGH-to-LOW; R_{LOAD} = 100 Ω , No C_{LOAD}	10	15	20	μs
TFAULT _{LOW}	FAULT Assertion Time	Current-limit Detection to FAULT \downarrow ; I_{ACL} = 1 A; V_{IN} = 22 V; R_{SET} = 90 k Ω ; switch in 20 Ω load		80		μs
Γ <mark>FAULT</mark> HIGH	FAULT De-assertion Time	Delay to FAULT \uparrow after fault condition is removed; I _{ACL} = 1 A; V _{IN} = 22 V; R _{SET} = 90 k Ω ; switch out 20 Ω load		180		μs
FAULT	FAULT Output Low Voltage	I _{FAULT} = 1 mA		0.2		V
ON_VIH	ON Pin Input High Voltage		1		5	V
ON_VIL	ON Pin Input Low Voltage		-0.3	0	0.3	V
SEL[1,0]_VIH	SEL[1,0] pins Input High Voltage		1.65		4.5	V
SEL[1,0]_VIL	SEL[1,0] pins Input Low Voltage		-0.3		0.3	V
I _{ON(Leakage)}	ON Pin Leakage Current	1V ≤ ON ≤ 5V or ON = GND			1	μA
THERMON	Thermal Protection Shutdown Threshold			125		°C
THERMOFF	Thermal Protection Restart Threshold			100		°C

^{1.} Refer to typical Timing Parameter vs. CAP performance charts for additional information when available.

000-0059H1007-100 Page 4 of 20



$\rm T_{Total_ON}, \rm T_{ON_Delay}$ and Slew Rate Measurement Timing Details




000-0059H1007-100 Page 5 of 20




Typical Performance Characteristics

$\ensuremath{\mathsf{RDS_{ON}}}\xspace$ vs. Temperature and $\ensuremath{\mathsf{V_{IN}}}\xspace$



I_{ACL} vs Temperature and R_{SET}




000-0059H1007-100 Page 6 of 20






POUT vs MOSFET IDS and V_{IN}



POUT vs Temperature and MOSFET IDS




000-0059H1007-100 Page 7 of 20






V_{OUT} Slew Rate vs Temperature, V_{IN} , and C_{SLEW}



$\rm T_{Total_ON}$ vs $\rm C_{SLEW}$, $\rm V_{IN}$, and Temperature




000-0059H1007-100 Page 8 of 20





Timing Diagram - Basic Operation including Active Current Limit Protection




000-0059H1007-100 Page 9 of 20





Timing Diagram - Active Curent Limit & Thermal Protection Operation




000-0059H1007-100 Page 10 of 20





Timing Diagram - Basic Operation including Active Current + Internal FET SOA Protection



O00-0059H1007-100 Page 11 of 20



Applications Information

HFET1 Safe Operating Area Explained

Silego's HFET1 integrated power controllers incorporate a number of internal protection features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operation Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if package power dissipation exceeds an internal 5W threshold longer than 2.5 ms. HFET1 devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One possible way to have an overpower condition trigger SOA protection is when HFET1 products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the "Safe Start-up Loading" guidance in the Applications section of the datasheet. During an overcurrent condition, HFET1 devices will try to limit the output current to the level set by the external RSET resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS_{ON} increased as well. Since the FET's RDS_{ON} is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 5 W for longer than 2.5 ms, internal SOA protection will be triggered and the FET will open circuit (switch off). Every time SOA protection is triggered, all HFET1 devices will automatically attempt to resume nominal operation after 160 ms.

Safe Start-up Condition

SLG59H1007V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic VOUT ramping. In general, under light loading on VOUT, VOUT ramping can be controlled with C_{SLEW} value. The following equation serves as a guide:

$$C_{SLEW} = \frac{T_{RAMP}}{V_{IN}} \times 5 \,\mu\text{A} \times \frac{20}{3}$$

where

T_{RAMP} = Total ramping time for V_{OUT} to reach V_{IN}

V_{IN} = Input Voltage

C_{SI FW} = Capacitor value for CAP pin

When capacitor and resistor loading on VOUT during start up, the following tables will ensure VOUT ramping is monotonic without triggering internal protection:

	Safe Start-up Loading for V _{IN} = 22 V (Monotonic Ramp)									
Slew Rate (V/ms)	C _{SLEW} Control (nF) ³	C _{LOAD} (μF)	$R_{LOAD}\left(\Omega\right)$							
0.5	66.7	500	80							
1.0	33.3	250	80							
1.5	22.2	160	80							
2.0	16.7	120	80							
2.5	13.3	100	80							

000-0059H1007-100 Page 12 of 20



Safe Start-up Loading for V _{IN} = 12 V (Monotonic Ramp)								
Slew Rate (V/ms)	C _{SLEW} Control (nF) ³	C _{LOAD} (μF)	R_{LOAD} (Ω)					
1	33.3	500	20					
2	16.7	250	20					
3	11.1	160	20					
4	8.3	120	20					
5	6.7	100	20					

Note 3: Select the closest-value tolerance capacitor.

Setting the SLG59H1007V's Active Current Limit

RSET (kΩ)	Active Current Limit (A)
95	1
45	2
30	3
18	5

Understanding the SLG59H1007V's POUT Analog Monitor Output

In a similar fashion to that of the SLG59H1006V, the SLG59H1007V, and the SLG59H1008V, the SLG59H1007V makes available an analog output current that is proportional to the power applied at the SLG59H1007V's VIN pin ($V_{IN} \times I_{DS}$) instead of the current through the MOSFET (I_{DS}). The transfer characteristic for the SLG59H1007V's POUT monitor, in microamps (μ A), is:

$$POUT = \left(\frac{V_{IN} \times I_{DS}}{2.4 \text{ W}}\right) \mu A$$

where

 $m V_{IN}$ = Input voltage applied to the SLG59H1007V $\rm I_{DS}$ = Steady-state MOSFET current

Using the equation above, typical POUT results for various combinations of V_{IN} and I_{DS} are shown in the table below:

V _{IN}	I _{DS}	POUT
9V	1A	3.8µA
9V	3A	11.3µA
9V	5A	18.8µA
12V	1A	5µA
12V	3A	15µA
12V	5A	25µA
22V	1A	9.2µA
22V	3A	27.5µA
22V	5A	45.8µA

000-0059H1007-100 Page 13 of 20

Setting the SLG59H1007V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL[1,0] selects the VIN overvoltage threshold at which the SLG59H1007V's internal state machine will turn OFF (open circuit) the power MOSFET if VIN exceeds the selected threshold.

SEL1	SEL0	VIN OVLO (Typ)
0	0	5.85 V
0	1	10.5 V
1	0	14.0 V
1	1	23.4 V

For example, SEL[1,1] would be the most appropriate setting for applications where the steady-state VIN can extend up to 20V without causing any damage to the SLG59H1007V since the IC is 29-V tolerant.

With an activated SLG59H1007V (ON=HIGH) and at any time VIN crosses the programmed VIN overvoltage threshold, the state machine opens the power switch and asserts the FAULT pin within TFAULT DOW.

In applications with a deactivated or inactive SLG59H1007V (VIN > VIN_{UVLO} and ON=LOW) and if the applied VIN is higher than the programmed VIN OVLO threshold, the SLG59H1007V's state machine will keep the power switch open circuited if the ON pin is toggled LOW-to-HIGH. In these cases, the $\overline{\text{FAULT}}$ pin will also be asserted within $\overline{\text{TFAULT}}_{\text{LOW}}$ and will remain asserted until VIN resumes nominal, steady-state operation.

In all cases, the SLG59H1007V's VIN undervoltage lockout threshold is fixed at VIN(UVLO).

Power Dissipation

The junction temperature of the SLG59H1007V depends on different factors such as board layout, ambient temperature, and other environmental factors. The primary contributor to the increase in the junction temperature of the SLG59H1007V is the power dissipation of its power MOSFET. Its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD = RDS_{ON} \times I_{OUT}^2$$

where:

PD = Power dissipation, in Watts (W) RDS_{ON} = Power MOSFET ON resistance, in Ohms (Ω) I_{OUT} = Output current, in Amps (A)

and

$$T_J = PD \times \theta_{JA} + T_A$$

where:

T_J = Junction temperature, in Celsius degrees (°C)

 θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W)

 T_A = Ambient temperature, in Celsius degrees (°C)

In current-limit mode, the SLG59H1007V's power dissipation can be calculated by taking into account the voltage drop across the power switch (VIN-VOUT) and the magnitude of the output current in current-limit mode (I_{ACI}):

PD =
$$(V_{IN}-V_{OUT}) \times I_{ACL}$$
 or
PD = $(V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$

000-0059H1007-100 Page 14 of 20



Power Dissipation (continued)

where:

PD = Power dissipation, in Watts (W) V_{IN} = Input Voltage, in Volts (V) R_{LOAD} = Load Resistance, in Ohms (Ω) I_{ACL} = Output limited current, in Amps (A) V_{OUT} = R_{LOAD} x I_{ACL}

000-0059H1007-100 Page 15 of 20





Package Top Marking System Definition



1007V - Part ID Field WW - Date Code Field¹ NNN - Lot Traceability Code Field¹ A - Assembly Site Code Field² RR - Part Revision Code Field²

Note 1: Each character in code field can be alphanumeric A-Z and 0-9

Note 2: Character in code field can be alphabetic A-Z


000-0059H1007-100 Page 16 of 20





Package Drawing and Dimensions

18 Lead TQFN Package 1.6 x 3 mm (Fused Lead) JEDEC MO-220, Variation WCEE



Unit: mm


Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
Α	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.05	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.64	0.69	0.74
е	(0.40 BSC	,	L2	0.15	0.20	0.25
L3	2.34	2.39	2.44	L4	0.13	0.18	0.23

000-0059H1007-100 Page 17 of 20





SLG59H1007V 18-pin STQFN PCB Landing Pattern



Note: All dimensions shown in micrometers (µm)

000-0059H1007-100 Page 18 of 20




Tape and Reel Specifications

Dookogo	Package # of Type Pins	Nominal Package Size [mm]	Max Units		Reel &	Leader (min)		Trailer (min)		Таре	Part
_			per Reel	per Box	Hub Size [mm]	Pockets	Length [mm]	Pockets	Length [mm]	Width [mm]	Pitch [mm]
STQFN 18L 0.4P FC Green	18	1.6 x 3 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

Carrier Tape Drawing and Dimensions

Package Type	PocketBTM Length	PocketBTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	Α0	В0	K0	P0	P1	D0	E	F	W
STQFN 18L 0.4P FC Green	1.78	3.18	0.76	4	4	1.5	1.75	3.5	8



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: latest revision for reflow profile based on package volume of 2.64 mm³ (nominal). More information can be found at www.jedec.org.

000-0059H1007-100 Page 19 of 20



Revision History

Date	Version	Change
2/24/2017	1.00	Production Release

000-0059H1007-100 Page 20 of 20