# International ISRR Rectifier 

## HYBRID-HIGH RELIABILITY DC/DC CONVERTERS

## Description

The ATW28XXD Series of DC/DC converters feature high power density and an extended temperature range for use in military and industrial applications. Designed to MIL-STD-704 input requirements, these devices operate with a nominal 28 VDC inputs with $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ dual outputs to satisfy a wide range of requirements. The circuit design incorporates a pulse width modulated push-pull topology operating in the feed-forward mode at a nominal switching frequency of 270 KHz . Input to output isolation is achieved through the use of transformers in the forward and feedback circuits.

The advanced feedback design provides fast loop response for superior line and load transient characteristics and offers greater reliability and radiation tolerance than devices incorporating optical elements in the feedback circuits.

Manufactured in a facility fully qualified to MIL-PRF38534, these converters are fabricated utilizing DSCC qualified processes. For available screening options, refer to device screening table in the data sheet. Variations in electrical, mechanical and screening can be accommodated. Contact IR Santa Clara for special requirements.

ATW28XXD SERIES 28V Input, Dual Output


## Features

- 18 V to 40 VDC Input Range (28VDC Nominal)
- $\pm 12 \mathrm{~V}$ and $\pm 15 \mathrm{~V}$ Outputs Available
- Indefinite Short Circuit and Overload Protection
- $22.8 \mathrm{~W} / \mathrm{in}^{3}$ Power Density
- 30W Output Power
- Fast Loop Response for Superior Transient Characteristics
- Operating Temperature Range from $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Available
- Popular Industry Standard Pin-Out
- Resistance Seam Welded Case for Superior Long Term Hermeticity
- Efficiencies up to $85 \%$
- Shutdown from External Signal
- Full Military Screening
- 200,000 hour MTBF at $85^{\circ} \mathrm{C}$
- Standard Microcircuit Drawings Available


## Specifications

## Absolute Maximum Ratings

| Input voltage | -0.5 V to +50 VDC |
| :--- | :--- |
| Soldering temperature | $300^{\circ} \mathrm{C}$ for 10 seconds |
| Operating case temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage case temperature | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |

## Table I. Electrical Performance Characteristics

| Test | Symbol | $\begin{gathered} \text { Conditions } \\ -55^{\circ} \mathrm{C} \leq \mathrm{Tc} \leq+125^{\circ} \mathrm{C} \\ \text { Vin }=28 \mathrm{Vdc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0 \end{gathered}$Unless otherwise specified | Group A Subgroups | Device <br> Types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | $\mathrm{V}_{\text {OUT }}$ | Iout $=0$ | 1 | All | $\pm 11.88$ | $\pm 12.12$ | V |
|  |  |  | 2,3 |  | $\pm 11.76$ | $\pm 12.24$ |  |
| Output current ${ }^{1,2}$ | Iout | $\mathrm{V}_{\mathrm{IN}}=18,28 \text {, and } 40 \mathrm{~V} \text { dc, }$ each output | 1,2,3 | All | 250 | 2250 | mA |
| Output ripple voltage ${ }^{3}$ | $\mathrm{V}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=18,28 \text {, and } 40 \mathrm{~V} \text { dc, } \\ & \text { B.W. }=20 \mathrm{~Hz} \text { to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | All |  | 85 | mVp-p |
| Line regulation ${ }^{4}$ | VR ${ }_{\text {LINE }}$ | $\mathrm{V}_{\mathrm{IN}}=18,28$, and 40 V dc, lout $=0,1250$, and 2500 mA | 1 | All |  | 30 | mV |
|  |  |  | 2,3 |  |  | 60 |  |
| Load regulation ${ }^{4}$ | VR ${ }_{\text {LoAd }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=18,28, \text { and } 40 \mathrm{~V} \mathrm{dc}, \\ & \mathrm{I}_{\text {OUT }}=0,1250, \text { and } 2500 \mathrm{~mA} \end{aligned}$ | 1,2,3 | All |  | 120 | mV |
| Cross regulation ${ }^{5}$ | VR ${ }_{\text {cross }}$ | 10\% to $90 \%$ load change | 1,2,3 | All |  | 3.5 | \% |
| Input current | $\mathrm{l}_{\mathrm{N}}$ | lout $=0$, inhibit (pin 8) tied to input return (pin 10) | 1,2,3 | All |  | 18 | mA |
|  |  | lout $=0$,inhibit $($ pin 8$)=$ open |  |  |  | 50 |  |
| Input ripple current ${ }^{3,4}$ | $\mathrm{I}_{\text {RIP }}$ | $\begin{aligned} & \text { Iout }=2500 \mathrm{~mA} \\ & \text { B.W. }=20 \mathrm{~Hz} \text { to } 2 \mathrm{MHz} \end{aligned}$ | 1,2,3 | All |  | 50 | mAp-p |
| Efficiency ${ }^{4}$ | $\mathrm{E}_{\text {FF }}$ | $\begin{aligned} & \text { I lout }=2500 \mathrm{~mA} \\ & \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C} \\ & \hline \end{aligned}$ | 1 | All | 80 |  | \% |
| Isolation | ISO | Input to output or any pin to case (except pin 7) at 500 V dc $\mathrm{Tc}=+25^{\circ} \mathrm{C}$ | 1 | All | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load ${ }^{6,7}$ | CL | No effect on dc performance, $\mathrm{Tc}=+25^{\circ} \mathrm{C}$, total for both outputs | 4 | All |  | 200 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}^{8}$ | 1 | All |  | 12 | W |
|  |  | Short circuit, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ |  |  |  | 9.0 |  |
| Switching frequency ${ }^{4}$ | $\mathrm{F}_{\text {S }}$ | $\mathrm{l}_{\text {out }}=2500 \mathrm{~mA}$ | 4,5,6 | 01 | 250 | 300 | KHz |
|  |  |  |  | 02 | 250 | 270 |  |
|  |  |  |  | 03 | 275 | 300 |  |
| Output response to step transient load changes ${ }^{4,9}$ | VOtload | 1250mA to/from 2500mA | 4,5,6 | All | -400 | +400 | mV pk |
|  |  | OmA to/from 2500mA | 4,5,6 | All | -800 | +800 |  |
| Recovery time step transient load changes ${ }^{4,9,10}$ | TT LOAD | 1250mA to/from 2500mA | 4,5,6 | All |  | 70 | $\mu \mathrm{s}$ |
|  |  | OmA to/from 1250mA | 4,5,6 | All |  | 500 |  |
|  |  | 1250 mA to/from 0mA | 4,5,6 | All |  | 5.0 | ms |

For Notes to Specifications, refer to page 3

Table I. Electrical Performance Characteristics - continued
ATW2812D

| Test | Symbol | Conditions <br> $-55^{\circ} \mathrm{C} \leq \mathrm{Tc} \leq+125^{\circ} \mathrm{C}$ <br> Vin $=28 \mathrm{Vdc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0$ <br> unless otherwise specified | Group A <br> Subgroups | Device <br> Types | Limits |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## Notes to Specifications

1 Parameter guaranteed by line, load and cross regulation tests.
2 Up to $90 \%$ of full power is available from either output provided the total output does not exceed 30W.
3 Bandwidth guaranteed by design. Tested for 20 KHz to 2 MHz .
4 Load current split equally between $+\mathrm{V}_{\text {out }}$ and $-\mathrm{V}_{\text {out }}$.
5 Three-watt load on output under test, 3.0W to 27 W load change on other output.
6 Capacitive load may be any value from 0 to the maximum limit without compromising dc performance. A capacitive load in excess of the maximum limit will not disturb loop stability but may interfere with the operation of the load fault detection circuitry, appearing as a short circuit during turn-on.
7 Parameter shall be tested as part of design characterization and after design or process changes. Thereafter, parameters shall be guaranteed to the limits specified in Table I.
8 An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
9 Load step transition time between $2.0 \mu \mathrm{~s}$ and $10 \mu \mathrm{~s}$.
10 Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {out }}$ has returned to within $\pm 1.0 \%$ of $\mathrm{V}_{\text {out }}$ at $50 \%$ load.
11 Input step transition time between $2.0 \mu \mathrm{~s}$ and $10 \mu \mathrm{~s}$.
12 Turn-on delay time measurement is for either a step application of power at the input or the removal of ground signal from the inhibit pin (pin 8) while power is applied to the input.

Specifications
ATW2815D

| Absolute Maximum Ratings |  |
| :--- | :--- |
| Input voltage | -0.5 V to +50 VDC |
| Soldering temperature | $300^{\circ} \mathrm{C}$ for 10 seconds |
| Operating case temperature | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage case temperature | $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$ |

## Table II. Electrical Performance Characteristics

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{Tc} \leq+125^{\circ} \mathrm{C}$ <br> Vin $=28 \mathrm{Vdc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0$ <br> Unless otherwise specified | Group A Subgroups | Device <br> Types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output voltage | Vout | $\begin{aligned} & \mathrm{V}_{\text {IN }}=18,28, \text { and } 40 \mathrm{Vdc} \\ & \mathrm{I}_{\text {OUT }}=0 \end{aligned}$ | 1 | All | $\pm 14.85$ | $\pm 15.15$ | $V_{D C}$ |
|  |  |  | 2,3 | All | $\pm 14.70$ | $\pm 15.30$ | $V_{D C}$ |
| Output current ${ }^{11,13}$ | lout | $\mathrm{V}_{\text {IN }}=18,28$, and 40 V dc | 1,2,3 | All | 0.200 | 2000 | $m A_{D C}$ |
| Output ripple voltage ${ }^{8}$ | $\mathrm{V}_{\text {RIP }}$ | $\begin{aligned} & \mathrm{V}_{\text {IN }}=18,28 \text {, and } 40 \mathrm{~V} \text { dc, } \\ & \text { B.W. }=\mathrm{DC} \text { to } \mathrm{MHz} \end{aligned}$ | 1,2,3 | All |  | 85 | mVp-p |
| Output Power ${ }^{4,11}$ | Pout | $\mathrm{V}_{\text {IN }}=18,28,40 \mathrm{Vdc}$ | 1,2,3 | All | 30 |  | W |
| Line regulation ${ }^{9,10}$ | VR ${ }_{\text {line }}$ | $\mathrm{V}_{\mathrm{IN}}=18,28$, and 40 V dc, lout $=0,1000$, and 2000 mA | 1 | All |  | 35 | mV |
|  |  |  | 2,3 | All |  | 75 | mV |
| Load regulation ${ }^{\text {9, }} 10$ | VR ${ }_{\text {Load }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}}=18,28 \text {, and } 40 \mathrm{~V} \text { dc, } \\ & \text { lout }=0,1000 \text {, and } 2000 \mathrm{~mA} \end{aligned}$ | 1,2,3 | All |  | 150 | mV |
| Input current | In | lout $=0$, inhibit (pin 8) | 1,2,3 | All |  | 12 | mADC |
|  |  | lout $=0$, inhibit ( pin 8) $=$ open | 1,2,3 | All |  | 30 | mADC |
| Input ripple current | IRIP | lout $=2000 \mathrm{~mA}$ | 1,2,3 | All |  | 60 | mAp-p |
| Efficiency | $\mathrm{E}_{\text {FF }}$ | Iout $=2500 \mathrm{~mA} \mathrm{~T}_{\mathrm{C}}=25^{\circ} \mathrm{C}$ | 1 | All | 80 |  | \% |
| Isolation | ISO | Input to output or any pin to case (except pin 8) at 500 V dc Tc $=25^{\circ} \mathrm{C}$ | 1 | All | 100 |  | $\mathrm{M} \Omega$ |
| Capacitive load ${ }^{6,12}$ | $\mathrm{C}_{\mathrm{L}}$ | No effect on dc performance, $\mathrm{TC}=25^{\circ} \mathrm{C}$ | 4 | All |  | 500 | $\mu \mathrm{F}$ |
| Power dissipation load fault | $\mathrm{P}_{\mathrm{D}}$ | Overload, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}^{3}$ | 1 | All |  | 9.0 | W |
|  |  | Short circuit, $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$ | 1 | All |  | 9.0 | W |
| Switching frequency | Fs | lout $=2000 \mathrm{~mA}$ | 1,2,3 | 01 | 237 | 263 | KHz |
|  |  |  | 1,2,3 | 02 | 230 | 245 | KHz |
|  |  |  | 1,2,3 | 03 | 250 | 265 | KHz |
| Output response to step transient load changes ${ }^{7,9,10}$ | $\mathrm{VO}_{\text {TLOAD }}$ | 50\% load to/from 100\% load | 4,5,6 | All | -300 | +300 | mV pk |
|  |  | No load to 100\% load | 4,5,6 | All | -800 | -800 | mV pk |
|  |  | 100\% load to no load | 4,5,6 | All | +800 | +800 | mV pk |
| Recovery time step transient load changes ${ }^{1,7}$ | TT LOAD | 50\% load to/from 100\% load | 4,5,6 | All |  | 25 | $\mu \mathrm{s}$ |
|  |  | No load to 50\% load | 4,5,6 | All |  | 500 | $\mu \mathrm{s}$ |
|  |  | 50\% load to no load | 4,5,6 | All |  | 7.0 | ms |

For Notes to Specifications, refer to page 5

Table II. Electrical Performance Characteristics - continued
ATW2815D

| Test | Symbol | Conditions $-55^{\circ} \mathrm{C} \leq \mathrm{Tc} \leq+125^{\circ} \mathrm{C}$ <br> $\mathrm{Vin}=28 \mathrm{Vdc} \pm 5 \%, \mathrm{C}_{\mathrm{L}}=0$ unless otherwise specified | Group A Subgroups | Device Types | Limits |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min | Max |  |
| Output response transient step line changes ${ }^{5,12}$ | $\mathrm{VO}_{\text {tuine }}$ | Input step from/to 18 to 40VDC | 4,5,6 | All |  | +180 | mV pk |
|  |  | Input step from 40 to 18 VDC | 4,5,6 | All |  | -600 | mV pk |
| Recovery time transient step line changes ${ }^{1.5,12}$ | TT line | Input step from/to 18 to 40 VDC | 4,5,6 | All |  | 400 | $\mu s$ |
|  |  | Input step from 40 to 18 VDC | 4,5,6 | All |  | 400 | us |
| Turn on overshoot | VTonos | lout $=0$ and 2000 mA | 4,5,6 | All |  | 750 | mV pk |
| Turn on delay ${ }^{2}$ | $\mathrm{Ton}_{\mathrm{D}}$ | $\mathrm{l}_{\text {OUt }}=0$ and 2000 mA | 4,5,6 | All |  | 12 | ms |
| Load fault recovery ${ }^{12}$ | $\mathrm{Tr}_{\text {LF }}$ | $\mathrm{V}_{\text {IN }}=18$ to 40 VDC | 4,5,6 | All |  | 12 | ms |
| Weight |  | Flange |  |  |  | 75 | g |

## Notes to Specifications

1 Recovery time is measured from the initiation of the transient to where $\mathrm{V}_{\text {out }}$ has returned to within $\pm 1.0 \%$ of $\mathrm{V}_{\text {out }}$ at $50 \%$ load.
2 Turn-on delay time measurement is for either a step application of power at the input or the removal of a ground signal from the inhibit pin (pin 8) while power is applied to the input.
3 An overload is that condition with a load in excess of the rated load but less than that necessary to trigger the short circuit protection and is the condition of maximum power dissipation.
4 Above $+125^{\circ} \mathrm{C}$ case, derate output power linearly to 0 at $+135^{\circ} \mathrm{C}$ case.
5 Input step transition time between $2.0 \mu \mathrm{~s}$ and $10 \mu \mathrm{~s}$.
6 Capacitive load may be any value from 0 to the maximum limit without compromising DC performance. A capacitive load in excess of the maximum limit will not disturb loop stability but will interfere with the operation of the load fault detection circuitry appearing as a short circuit during turn on.
7 Load step transition time between $2.0 \mu \mathrm{~s}$ and $10 \mu \mathrm{~s}$.
8 Bandwidth guaranteed by design. Tested for 20 KHz to 2 MHz .
9 Load current split equally between $+\mathrm{V}_{\text {out }}$ and $-\mathrm{V}_{\text {out }}$
10 When operating with unbalanced loads, at least $25 \%$ of the load must be on the positive output to maintain regulation.
11 Parameter guaranteed by line and load regulation tests.
12 Parameter shall be tested as part of design characterization and after design or process changes. Thereafter parameters shall be guaranteed to the limits specified in Table II.
13 Up to $90 \%$ of full power is available from either output provided the total output does not exceed 30 W .

## Block Diagram



## Application Information

## Inhibit Function (Enable)

Connecting the inhibit input (Pin 8) to input common (Pin 10) will cause the converter to shut down. It is recommended that the inhibit pin be driven by an open collector device capable of sinking at least $400 \mu \mathrm{~A}$ of current. The open circuit voltage of the inhibit input is $11.5 \pm 1.0 \mathrm{VDC}$.

## EMI Filter

An optional external EMI filter (AFC461) is available that will reduce the input ripple current to levels below the limits imposed by MIL-STD-461B CEO3.

## Device Synchronization

Whenever multiple DC/DC converters are utilized in a single system, significant low frequency noise may be generated due to the slight differences in the switching frequencies of the converters (beat frequency noise). Because of the low frequency nature of this noise (typically less than 10 KHz ), it is difficult to filter out and may interfere with proper operation of sensitive systems (communications, radar or telemetry). International Rectifie roffers an option, which allows synchronization of multiple AHE/ATW type converters, thus eliminating this type of noise.

To take advantage of this capability, the system designer must assign one of the converters as the master. Then, by definition, the remaining converters become slaves and will operate at the masters' switching frequency.

The user should be aware that the synchronization system is fail-safe; that is, the slaves will continue operating should the master frequency be interrupted for any reason. The layout must be such that the synchronization output (pin 2) of the master device is connected to the synchronization input (pin 2) of each slave device. It is advisable to keep this run short to minimize the possibility of radiating the 250 KHz switching frequency.

The appropriate parts must be ordered to utilize this feature. After selecting the converters required for the system, a 'MSTR' suffix is added for the master converter part number and a 'SLV' suffix is added for slave part number. See Part Number section.

Typical Synchronization Connection

www.irf.com


Pin Designation

| Pin \# | Designation |
| :---: | :---: |
| 1 | + Input |
| 2 | NC Standard or <br> Sync. ( Optional ) |
| 3 | + Output |
| 4 | Output Return |
| 5 | - Output |
| 6 | NC |
| 7 | Case Ground |
| 8 | Enable |
| 9 | NC |
| 10 | Input Return |

Standard Microcircuit Drawing Equivalence Table

| Standard Microcircuit <br> Drawing Number | Vendor Cage <br> Code | IR Standard <br> Part Number |
| :---: | :---: | :---: |
| $5962-92109$ | 52467 | ATW2812D |
| $5962-91613$ | 52467 | ATW2815D |

ATW28XXD Series

Device Screening

| Requirement | MIL-STD-883 Method | No Suffix | ES (2) | HB | CH |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature Range | - | $-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ (3) | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Element Evaluation | MIL-PRF-38534 | N/A | N/A | N/A | Class H |
| Non-Destructive Bond Pull | 2023 | N/A | N/A | N/A | N/A |
| Internal Visual | 2017 | (1) | Yes | Yes | Yes |
| Temperature Cycle | 1010 | N/A | Cond B | Cond C | Cond C |
| Constant Acceleration | 2001, Y1 Axis | N/A | 500 Gs | 3000 Gs | 3000 Gs |
| PIND | 2020 | N/A | N/A | N/A | N/A |
| Burn-In | 1015 | N/A | 48 hrs@hi temp | 160 hrs @ $125^{\circ} \mathrm{C}$ | 160 hrs @ $125^{\circ} \mathrm{C}$ |
| Final Electrical ( Group A ) | MIL-PRF-38534 <br> \& Specification | $25^{\circ} \mathrm{C}$ | $25^{\circ} \mathrm{C}$ (2) | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ | $\begin{gathered} -55^{\circ} \mathrm{C},+25^{\circ} \mathrm{C}, \\ +125^{\circ} \mathrm{C} \end{gathered}$ |
| PDA | MIL-PRF-38534 | N/A | N/A | N/A | 10\% |
| Seal, Fine and Gross | 1014 | Cond A | Cond A, C | Cond A, C | Cond A, C |
| Radiographic | 2012 | N/A | N/A | N/A | N/A |
| External Visual | 2009 | (1) | Yes | Yes | Yes |

Notes:
(1) Best commercial practice
(2) Sample tests at low and high temperatures
(3) $-55^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ for AHE, ATO, ATW

## Part Numbering



## International ISRR Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 252-7105 IR SANTA CLARA: 2270 Martin Av., Santa Clara, California 95050, Tel: (408) 727-0500

Visit us at www.irf.com for sales contact information. Data and specifications subject to change without notice. 12/2006

