ESD Protection Diodes

Low Capacitance ESD Protection Diode for High Speed Data Line

The ESD8351P2 ESD protection diode is designed to protect high speed data lines from ESD. Ultra-low capacitance and low ESD clamping voltage make this device an ideal solution for protecting voltage sensitive high speed data lines.

Features

- Low Capacitance (0.55 pF Max, I/O to GND)
- Protection for the Following IEC Standards: IEC 61000-4-2 (Level 4) ISO 10605
- Low ESD Clamping Voltage
- SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

Typical Applications

- USB 2.0
- eSATA

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Operating Junction Temperature Range	TJ	-55 to +125	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C
Lead Solder Temperature – Maximum (10 Seconds)	TL	260	°C
IEC 61000-4-2 Contact (ESD) IEC 61000-4-2 Air (ESD) ISO 10605 330 pF / 2 kΩ Contact	ESD ESD ESD	±15 ±15 ±30	kV kV kV
Maximum Peak Pulse Current 8/20 μs @ T _A = 25°C	I _{pp}	5.0	Α

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



ON Semiconductor®

www.onsemi.com

MARKING DIAGRAM



SOD-923 CASE 514AB



AC

= Specific Device Code

= Date Code



X2DFN2 CASE 714AB (In Development)





XX = Specific Device Code

M = Date Code

■ = Pb-Free Package

PIN CONFIGURATION AND SCHEMATIC





ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.


See Application Note AND8308/D for further description of survivability specs.

This document contains information on some products that are still under development. ON Semiconductor reserves the right to change or discontinue these products without notice.

ELECTRICAL CHARACTERISTICS

(T_A = 25°C unless otherwise noted)

Symbol	Parameter		
V _{RWM}	Working Peak Voltage		
I _R	Maximum Reverse Leakage Current @ V _{RWM}		
V _{BR}	Breakdown Voltage @ I _T		
I _T	Test Current		
V _{HOLD}	Holding Reverse Voltage		
I _{HOLD}	Holding Reverse Current		
R _{DYN}	Dynamic Resistance		
I _{PP}	Maximum Peak Pulse Current		
V _C	Clamping Voltage @ I _{PP} V _C = V _{HOLD} + (I _{PP} * R _{DYN})		



ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reverse Working Voltage	V _{RWM}	I/O Pin to GND ESD8351P2T5G ESD8351N2T5G			3.3 3.7	V
Breakdown Voltage	V_{BR}	I _T = 1 mA, I/O Pin to GND	5.5	7.0	7.8	V
Reverse Leakage Current	I _R	V _{RWM} = 3.3 V, I/O Pin to GND ESD8351P2T5G V _{RWM} = 3.7 V, I/O Pin to GND ESD8351N2T5G			500 1.0	nA μA
Holding Reverse Voltage	V _{HOLD}	I/O Pin to GND		1.15		V
Holding Reverse Current	I _{HOLD}	I/O Pin to GND		20		mA
Clamping Voltage TLP (Note 2) See Figures 1 through 11	V _C			5.7 8.3	6.5 10	V
Clamping Voltage (Note 3)	V _C	$I_{PP} = 5 \text{ A}$ $f_p = 8 \times 20 \mu \text{s}$		5.7	6.5	V
Dynamic Resistance	R _{DYN}	Pin1 to Pin2 Pin2 to Pin1		0.44 0.37		Ω
Junction Capacitance	СЈ	$V_R = 0 \text{ V, } f = 1 \text{ Mhz}$ $V_R = 0 \text{ V, } f = 2.5 \text{ Ghz}$		0.37 0.35	0.55 0.45	pF

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- For test procedure see Figures 8 and 9 and application note AND8307/D.
 ANSI/ESD STM5.5.1 Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP) Model. TLP conditions: Z₀ = 50 Ω, t_p = 100 ns, t_r = 4 ns, averaging window; t₁ = 30 ns to t₂ = 60 ns.
 Non-repetitive current pulse at T_A = 20°C, per IEC 61000-4-5 waveform.




Figure 1. CV Characteristics




Figure 2. Clamping Voltage vs Peak Pulse Current ($t_p = 8/20 \mu s$)




Figure 3. RF Insertion Loss




Figure 4. Capacitance over Frequency




Figure 5. Positive TLP I-V Curve




Figure 6. Negative TLP I-V Curve

Latch-Up Considerations

ON Semiconductor's 8000 series of ESD protection devices utilize a snap-back, SCR type structure. By using this technology, the potential for a latch-up condition was taken into account by performing load line analysis of common high speed serial interfaces. Example load lines for latch-up free applications and applications with the potential for latch-up are shown below with a generic IV characteristic of a snapback, SCR type structured device overlaid on each. In the latch-up free load line case, the IV characteristic of the snapback protection device intersects the load-line in one unique point (V_{OP}, I_{OP}). This is the only

stable operating point of the circuit and the system is therefore latch—up free. In the non–latch up free load line case, the IV characteristic of the snapback protection device intersects the load–line in two points (V_{OPA}, I_{OPA}) and (V_{OPB}, I_{OPB}). Therefore in this case, the potential for latch—up exists if the system settles at (V_{OPB}, I_{OPB}) after a transient. Because of this, ESD8351P2 should not be used for HDMI applications – ESD8104 or ESD8040 have been designed to be acceptable for HDMI applications without latch—up. Please refer to Application Note AND9116/D for a more in–depth explanation of latch—up considerations using ESD8000 series devices.




Figure 7. Example Load Lines for Latch-up Free Applications and Applications with the Potential for Latch-up

Table 1. SUMMARY OF SCR REQUIREMENTS FOR LATCH-UP FREE APPLICATIONS

Application	VBR (min) (V)	IH (min) (mA)	VH (min) (V)	ON Semiconductor ESD8000 Series Recommended PN
HDMI 1.4/1.3a TMDS	3.465	54.78	1.0	ESD8104, ESD8040
USB 2.0 LS/FS	3.301	1.76	1.0	ESD8004, ESD8351P2
USB 2.0 HS	0.482	N/A	1.0	ESD8004, ESD8351P2
USB 3.0 SS	2.800	N/A	1.0	ESD8004, ESD8006, ESD8351P2
DisplayPort	3.600	25.00	1.0	ESD8004, ESD8006, ESD8351P2

IEC 61000-4-2 Spec.

Level	Test Volt- age (kV)	First Peak Current (A)	Current at 30 ns (A)	Current at 60 ns (A)
1	2	7.5	4	2
2	4	15	8	4
3	6	22.5	12	6
4	8	30	16	8




Figure 8. IEC61000-4-2 Spec




Figure 9. Diagram of ESD Clamping Voltage Test Setup

The following is taken from Application Note AND8308/D – Interpretation of Datasheet Parameters for ESD Devices.

ESD Voltage Clamping

For sensitive circuit elements it is important to limit the voltage that an IC will be exposed to during an ESD event to as low a voltage as possible. The ESD clamping voltage is the voltage drop across the ESD protection diode during an ESD event per the IEC61000–4–2 waveform. Since the IEC61000–4–2 was written as a pass/fail spec for larger

systems such as cell phones or laptop computers it is not clearly defined in the spec how to specify a clamping voltage at the device level. ON Semiconductor has developed a way to examine the entire voltage waveform across the ESD protection diode over the time domain of an ESD pulse in the form of an oscilloscope screenshot, which can be found on the datasheets for all ESD protection diodes. For more information on how ON Semiconductor creates these screenshots and how to interpret them please refer to AND8307/D.

Transmission Line Pulse (TLP) Measurement

Transmission Line Pulse (TLP) provides current versus voltage (I–V) curves in which each data point is obtained from a 100 ns long rectangular pulse from a charged transmission line. A simplified schematic of a typical TLP system is shown in Figure 10. TLP I–V curves of ESD protection devices accurately demonstrate the product's ESD capability because the 10s of amps current levels and under 100 ns time scale match those of an ESD event. This is illustrated in Figure 11 where an 8 kV IEC 61000–4–2 current waveform is compared with TLP current pulses at 8 A and 16 A. A TLP I–V curve shows the voltage at which the device turns on as well as how well the device clamps voltage over a range of current levels.




Figure 10. Simplified Schematic of a Typical TLP System




Figure 11. Comparison Between 8 kV IEC 61000-4-2 and 8 A and 16 A TLP Waveforms

ORDERING INFORMATION


Device	Package	Shipping [†]
ESD8351P2T5G, SZESD8351P2T5G*	SOD-923 (Pb-Free)	8000 / Tape & Reel
ESD8351N2T5G (In Development)	X2DFN2 (Pb-Free)	8000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}SZ Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q101 Qualified and PPAP Capable.

PACKAGE DIMENSIONS

SOD-923 CASE 514AB ISSUE C




NOTES:

- TIES:
 DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETERS.
 MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH.
 MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF
- DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MIL	LIMETE	ERS		INCHES	3
DIM	MIN	NOM	MAX	MIN	NOM	MAX
Α	0.34	0.37	0.40	0.013	0.015	0.016
b	0.15	0.20	0.25	0.006	0.008	0.010
С	0.07	0.12	0.17	0.003	0.005	0.007
D	0.75	0.80	0.85	0.030	0.031	0.033
Е	0.55	0.60	0.65	0.022	0.024	0.026
HE	0.95	1.00	1.05	0.037	0.039	0.041
L	0.19 REF			0	.007 RE	F
L2	0.05	0.10	0.15	0.002	0.004	0.006

SOLDERING FOOTPRINT*





See Application Note AND8455/D for more mounting details


*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

X2DFN2 1.0x0.6, 0.65PCASE 714AB ISSUE O








BOTTOM VIEW

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS
- B. EXPOSED COPPER ALLOWED AS SHOWN.

	MILLIMETERS			
DIM	MIN MAX			
Α	0.34	0.40		
A1		0.05		
b	0.45	0.55		
D	1.00 BSC			
Е	0.60 BSC			
е	0.65 BSC			
L	0.20	0.30		

RECOMMENDED SOLDER FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Japan Customer Focus Center Phone: 81–3–5817–1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative