**Features** 





### 1.8V, Low-Power, 12-Bit, 250Msps **ADC** for Broadband Applications

### **General Description**

The MAX1215N is a monolithic, 12-bit, 250Msps analog-to-digital converter (ADC) optimized for outstanding dynamic performance at high-IF frequencies beyond 300MHz. The product operates with conversion rates up to 250Msps while consuming only 886mW.

At 250Msps and an input frequency of 100MHz, the MAX1215N achieves an 84.7dBc spurious-free dynamic range (SFDR) with e6.7dB signal-to-noise ratio (SNR) that remains flat (within 2dB) for input tones up to 250MHz. This makes it ideal for wideband applications such as communications receivers, cable-head end receivers, and power-amplifier predistortion in cellular base-station transceivers (BTS).

The MAX1215N operates from a single 1.8V power supply. The analog input is designed for AC-coupled differential or single-ended operation. The ADC also features a selectable on-chip divide-by-2 clock circuit that accepts clock frequencies as high as 500MHz. A low-voltage differential signal (LVDS) sampling clock is recommended for best performance. The converter provides LVDS-compatible digital outputs with data format selectable to be either two's complement or offset binary.

The MAX1215N is available in a 68-pin QFN package with exposed paddle (EP) and is specified over the industrial (-40°C to +85°C) temperature range.

See the Pin-Compatible Versions table for a complete selection of 8-bit, 10-bit, and 12-bit high-speed ADCs in this family.

### **Applications**

Base-Station Power-Amplifier Linearization Cable-Head End Receivers Wireless and Wired Broadband Communications Communications Test Equipment Radar and Satellite Subsystems

#### **♦ 250Msps Conversion Rate**

**♦ Excellent Low-Noise Characteristics** SNR = 66.7dB at  $f_{IN} = 100MHz$ SNR = 65.6dB at  $f_{IN} = 250MHz$ 

- **♦ Excellent Dynamic Range** SFDR = 84.7dBc at  $f_{IN} = 100$ MHz SFDR = 80dBc at f<sub>IN</sub> = 250MHz
- ♦ Single 1.8V Supply
- ♦ 886mW Power Dissipation at f<sub>SAMPLE</sub> = 250Msps and  $f_{IN} = 100MHz$
- ♦ On-Chip Track-and-Hold Amplifier
- ♦ Internal 1.25V-Bandgap Reference
- ♦ On-Chip Selectable Divide-by-2 Clock Input
- ♦ LVDS Digital Outputs with Data Clock Output
- ♦ MAX1215NEVKIT Available

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE
MAX1215NEGK-D	-40°C to +85°C	68 QFN-EP*	G6800-4
MAX1215NEGK+D	-40°C to +85°C	68 QFN-EP*	G6800-4

<sup>\*</sup>EP = Exposed paddle.

### **Pin-Compatible Versions**

PART	RESOLUTION (BITS)	SPEED GRADE (Msps)	ON-CHIP BUFFER
MAX1121	8	250	Yes
MAX1122	10	170	Yes
MAX1123	MAX1123 10		Yes
MAX1124	1AX1124 10 25		Yes
MAX1213	12	170	Yes
MAX1214	12	210	Yes
MAX1215	12	250	Yes
MAX1213N	12	170	No
MAX1214N	12	210	No
MAX1215N	12	250	No

Pin Configuration appears at end of data sheet.

Maxim Integrated Products

<sup>+</sup>Denotes lead-free package.

D = Dry pack.

#### **ABSOLUTE MAXIMUM RATINGS**

AV <sub>CC</sub> to AGND0.3V to +2.1V  OV <sub>CC</sub> to OGND0.3V to +2.1V  AV <sub>CC</sub> to OV <sub>CC</sub> 0.3V to +2.1V  AGND to OGND0.3V to +0.3V  Analog Inputs to AGND0.3V to (AV <sub>CC</sub> + 0.3V)  All Digital Inputs to AGND0.3V to (AV <sub>CC</sub> + 0.3V)  REFIO, REFADJ to AGND0.3V to (AV <sub>CC</sub> + 0.3V)	ESD on All Pins (Human Body Model)±2000V Current into Any Pin±50mA Continuous Power Dissipation (T <sub>A</sub> = +70°C, multilayer board) 68-Pin QFN-EP (derate 41.7mW/°C above +70°C)3333mW Operating Temperature Range40°C to +85°C Junction Temperature+150°C Storage Temperature Range60°C to +150°C
All Digital Outputs to OGND0.3V to (OV <sub>CC</sub> + 0.3V)	Lead Temperature (soldering,10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(AV_{CC}=OV_{CC}=1.8V, AGND=OGND=0, f_{SAMPLE}=250MHz,$  differential clock input drive,  $0.1\mu F$  capacitor on REFIO, internal reference, digital output pins differential  $R_L=100\Omega$ . Limits are for  $T_A=-40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $T_A=+25^{\circ}C$ .) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DC ACCURACY						
Resolution			12			Bits
Integral Nonlinearity (Note 2)	INL	f <sub>IN</sub> = 10MHz	-3	±0.8	+3	LSB
Differential Nonlinearity (Note 2)	DNL	No missing codes	-1.0	±0.4	+1.3	LSB
Transfer Curve Offset	Vos	(Note 2)	-3.5		+3.5	mV
Offset Temperature Drift				±20		μV/°C
ANALOG INPUTS (INP, INN)						
Full-Scale Input Voltage Range	VFS		1250	1385		mV <sub>P-P</sub>
Full-Scale Range Temperature Drift				±60		ppm/°C
Common-Mode Input Voltage	V <sub>CM</sub>	Internally self-biased		0.7		V
Differential Input Capacitance	C <sub>IN</sub>			2.5		рF
Differential Input Resistance	R <sub>IN</sub>			1.8		kΩ
Full-Power Analog Bandwidth	FPBW			700		MHz
REFERENCE (REFIO, REFADJ)						
Reference Output Voltage	VREFIO	REFADJ = AGND	1.18	1.25	1.30	V
Reference Temperature Drift				90		ppm/°C
REFADJ Input High Voltage	VREFADJ	Used to disable the internal reference	AV <sub>CC</sub> - C	).3		V
SAMPLING CHARACTERISTICS						
Maximum Sampling Rate	fSAMPLE		250			MHz
Minimum Sampling Rate	fSAMPLE			20		MHz
Clock Duty Cycle		Set by clock-management circuit		40 to 60	•	%
Aperture Delay	t <sub>AD</sub>	Figures 5, 11		620		ps
Aperture Jitter	t <sub>A</sub> J	Figure 11		0.15	<u> </u>	ps <sub>RMS</sub>

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{CC} = OV_{CC} = 1.8V, AGND = OGND = 0, f_{SAMPLE} = 250MHz, differential clock input drive, 0.1 \mu F capacitor on REFIO, internal reference, digital output pins differential <math>R_L = 100\Omega$ . Limits are for  $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
CLOCK INPUTS (CLKP, CLKN)							
Differential Clock Input Amplitude		(Note 3)	200	500		mV <sub>P-P</sub>	
Clock Input Common-Mode Voltage Range		Internally self-biased		1.15 ±0.25		V	
Clock Differential Input Resistance	R <sub>CLK</sub>			11 ±25%		kΩ	
Clock Differential Input Capacitance	C <sub>CLK</sub>			5		pF	
DYNAMIC CHARACTERISTICS (a	t A <sub>IN</sub> = -1dBF	FS)					
		$f_{IN} = 10MHz$	64.5	67			
Signal to Naigo Patio	SNR	$f_{IN} = 100MHz$	64.3	66.7		dB	
Signal-to-Noise Ratio	SINH	$f_{IN} = 200MHz$		66.1		ub	
		$f_{IN} = 250MHz$		65.6			
	SINAD	$f_{IN} = 10MHz$	63.5	66.8		dB	
Signal-to-Noise		$f_{IN} = 100MHz$	63.3	66.4			
and Distortion		$f_{IN} = 200MHz$		65.9			
		$f_{IN} = 250MHz$		65.4			
		$f_{IN} = 10MHz$	70	86			
Spurious-Free	SFDR	$f_{IN} = 100MHz$	70	84.7		dBc	
Dynamic Range	SFUN	$f_{IN} = 200MHz$		83.4		abc	
		$f_{IN} = 250MHz$		80			
		$f_{IN} = 10MHz$		-86	-70		
Worst Harmonics		$f_{IN} = 100MHz$		-84.7	-70	dBc	
(HD2 or HD3)		$f_{IN} = 200MHz$		-83.4		abc	
		$f_{IN} = 250MHz$		-80			
Two-Tone Intermodulation Distortion	TTIMD	$f_{IN1}$ = 99MHz at $A_{IN1}$ = -7dBFS, $f_{IN2}$ = 101MHz at $A_{IN2}$ = -7dBFS		-86.9		dBc	
LVDS DIGITAL OUTPUTS (D0P/N	–D11P/N, OR	P/N)					
Differential Output Voltage	IV <sub>OD</sub> I	$R_L = 100\Omega$	280		440	mV	
Output Offset Voltage	OVos	$R_L = 100\Omega$	1.11		1.37	V	



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(AV_{CC} = OV_{CC} = 1.8V, AGND = OGND = 0, f_{SAMPLE} = 250MHz, differential clock input drive, 0.1 \mu F capacitor on REFIO, internal reference, digital output pins differential <math>R_L = 100\Omega$ . Limits are for  $T_A = -40$ °C to +85°C, unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
LVCMOS DIGITAL INPUTS (CLK	DIV, T/B)		<u>.</u>			
Digital Input-Voltage Low	VIL			0.	2 x AV <sub>CC</sub>	V
Digital Input-Voltage High	VIH		0.8 x AV	CC		V
TIMING CHARACTERISTICS						
CLK-to-Data Propagation Delay	tpDL	Figure 5		2.23		ns
CLK-to-DCLK Propagation Delay	tCPDL	Figure 5		3.77		ns
DCLK-to-Data Propagation Delay	tCPDL - tPDL	Figure 5 (Note 3)	1.47	1.54	1.63	ns
LVDS Output Rise Time	trise	20% to 80%, C <sub>L</sub> = 5pF		155		ps
LVDS Output Fall Time	tfall	20% to 80%, C <sub>L</sub> = 5pF		145		ps
Output Data Pipeline Delay	tLATENCY	Figure 5		11		Clock cycles
POWER REQUIREMENTS	•		•			
Analog Supply Voltage Range	AVCC		1.7	1.8	1.9	V
Digital Supply Voltage Range	OVcc		1.7	1.8	1.9	V
Analog Supply Current	lavcc	$f_{IN} = 100MHz$		428	480	mA
Digital Supply Current	lovcc	$f_{IN} = 100MHz$		64	74	mA
Analog Power Dissipation	P <sub>DISS</sub>	$f_{IN} = 100MHz$		886	965	mW
Power-Supply Rejection Ratio	PSRR	Offset		1.7		mV/V
(Note 4)	ronn	Gain		4.5		%FS/V

Note 1: T<sub>A</sub> ≥ +25°C guaranteed by production test, T<sub>A</sub> < +25°C guaranteed by design and characterization. Typical values are at T<sub>A</sub> = +25°C

Note 2: Static linearity and offset parameters are computed from an endpoint curve fit.


**Note 3:** Parameter guaranteed by design and characterization:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ .

Note 4: PSRR is measured with both analog and digital supplies connected to the same potential.

4 \_\_\_\_\_\_*NIXI/*N


### **Typical Operating Characteristics**

 $(AV_{CC} = OV_{CC} = 1.8V, AGND = OGND = 0, f_{SAMPLE} = 250MHz, A_{IN} = -1dBFS$ , see each TOC for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, 0.1 $\mu$ F capacitor on REFIO, internal reference, digital output pins differential R<sub>L</sub> = 100 $\Omega$ , T<sub>A</sub> = +25°C.)



### Typical Operating Characteristics (continued)


 $(AV_{CC} = OV_{CC} = 1.8V, AGND = OGND = 0, f_{SAMPLE} = 250MHz, A_{IN} = -1dBFS$ , see each TOC for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, 0.1 $\mu$ F capacitor on REFIO, internal reference, digital output pins differential R<sub>L</sub> =  $100\Omega$ , T<sub>A</sub> =  $+25^{\circ}$ C.)





Downloaded from: http://www.datasheetcatalog.com/


### Typical Operating Characteristics (continued)


 $(AV_{CC} = OV_{CC} = 1.8V, AGND = OGND = 0, f_{SAMPLE} = 250MHz, A_{IN} = -1dBFS$ , see each TOC for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, 0.1 $\mu$ F capacitor on REFIO, internal reference, digital output pins differential R<sub>L</sub> = 100 $\Omega$ , T<sub>A</sub> = +25°C.)

















### **Pin Description**

DIN	NA BAT	FUNCTION
PIN	NAME	FUNCTION
1, 6, 11–14, 20, 25, 62, 63, 65	AVCC	Analog Supply Voltage. Bypass AV $_{CC}$ to AGND with a parallel combination of 0.1 $\mu$ F and 0.22 $\mu$ F capacitors for best decoupling results. Connect all AV $_{CC}$ inputs together. See the <i>Grounding</i> , <i>Bypassing</i> , and <i>Layout Considerations</i> section.
2, 5, 7, 10, 15, 16, 18, 19, 21, 24, 64, 66, 67	AGND	Analog Converter Ground. Connect all AGND inputs together.
3	REFIO	Reference Input/Output. Pull REFADJ high to allow REFIO to accept an external reference. Pull REFADJ low to activate the internal 1.25V-bandgap reference. Connect a 0.1µF capacitor from REFIO to AGND for both internal and external reference.
4	REFADJ	Reference Adjust Input. REFADJ allows for FSR adjustments by placing a resistor or trim potentiometer between REFADJ and AGND (decreases FSR) or REFADJ and REFIO (increases FSR). Connect REFADJ to AVCC to override the internal reference with an external source connected to REFIO. Connect REFADJ to AGND to allow the internal reference to determine the FSR of the data converter. See the FSR Adjustment Using the Internal Reference section.
8	INP	Positive Analog Input Terminal. Internally self-biased to 0.7V.
9	INN	Negative Analog Input Terminal. Internally self-biased to 0.7V.
17	CLKDIV	Clock Divider Input. CLKDIV controls the sampling frequency relative to the input clock frequency. CLKDIV has an internal pulldown resistor.  CLKDIV = 0: Sampling frequency is at one-half the input clock frequency.  CLKDIV = 1: Sampling frequency is equal to the input clock frequency.
22	CLKP	True Clock Input. Apply an LVDS-compatible input level to CLKP. Internally self-biased to 1.15V.
23	CLKN	Complementary Clock Input. Apply an LVDS-compatible input level to CLKN. Internally self-biased to 1.15V.
26, 45, 61	OGND	Digital Converter Ground. Ground connection for digital circuitry and output drivers. Connect all OGND inputs together.
27, 28, 41, 44, 60	OVCC	Digital Supply Voltage. Bypass OV <sub>CC</sub> with a 0.1µF capacitor to OGND. Connect all OV <sub>CC</sub> inputs together. See the <i>Grounding, Bypassing, and Layout Considerations</i> section.
29	DON	Complementary Output Bit 0 (LSB)
30	D0P	True Output Bit 0 (LSB)
31	D1N	Complementary Output Bit 1
32	D1P	True Output Bit 1
33	D2N	Complementary Output Bit 2
34	D2P	True Output Bit 2
35	D3N	Complementary Output Bit 3
36	D3P	True Output Bit 3

### Pin Description (continued)

PIN	NAME	FUNCTION
37	D4N	Complementary Output Bit 4
38	D4P	True Output Bit 4
39	D5N	Complementary Output Bit 5
40	D5P	True Output Bit 5
42	DCLKN	Complementary Clock Output. This output provides an LVDS-compatible output level and can be used to synchronize external devices to the converter clock.
43	DCLKP	True Clock Output. This output provides an LVDS-compatible output level and can be used to synchronize external devices to the converter clock.
46	D6N	Complementary Output Bit 6
47	D6P	True Output Bit 6
48	D7N	Complementary Output Bit 7
49	D7P	True Output Bit 7
50	D8N	Complementary Output Bit 8
51	D8P	True Output Bit 8
52	D9N	Complementary Output Bit 9
53	D9P	True Output Bit 9
54	D10N	Complementary Output Bit 10
55	D10P	True Output Bit 10
56	D11N	Complementary Output Bit 11 (MSB)
57	D11P	True Output Bit 11 (MSB)
58	ORN	Complementary Out-of-Range Control Bit Output. If an out-of-range condition is detected, bit ORN flags this condition by transitioning low.
59	ORP	True Out-of-Range Control Bit Output. If an out-of-range condition is detected, bit ORP flags this condition by transitioning high.
68	T/B	Output Format Select Input. This LVCMOS-compatible input controls the digital output format of the MAX1215N. T/B has an internal pulldown resistor.  T/B = 0: Two's-complement output format.  T/B = 1: Binary output format.
_	EP	Exposed Paddle. The exposed paddle is located on the backside of the chip and must be connected to AGND.




Figure 1. Block Diagram

## Detailed Description— \_\_\_Theory of Operation

The MAX1215N uses a fully differential pipelined architecture that allows for high-speed conversion, optimized accuracy, and linearity while minimizing power consumption.

Both positive (INP) and negative analog input terminals (INN) are centered around a 0.7V common-mode voltage, and accept a differential analog input voltage swing of  $\pm V_{FS}$  / 4 each, resulting in a typical 1.385V<sub>P-P</sub> differential full-scale signal swing. Inputs INP and INN are sampled when the differential sampling clock signal transitions high. When using the clock-divide mode, the analog inputs are sampled at every other high transition of the differential sampling clock.

Each pipeline converter stage converts its input voltage to a digital output code. At every stage, except the last, the error between the input voltage and the digital output code is multiplied and passed along to the next pipeline stage. Digital error correction compensates for

ADC comparator offsets in each pipeline stage and ensures no missing codes. The result is a 12-bit parallel digital output word in user-selectable two's-complement or offset binary output formats with LVDS-compatible output levels. See Figure 1 for a more detailed view of the MAX1215N architecture.

#### **Analog Inputs (INP, INN)**

INP and INN are the fully differential inputs of the MAX1215N. Differential inputs usually feature good rejection of even-order harmonics, which allows for enhanced AC performance as the signals are progressing through the analog stages. The MAX1215N analog inputs are self-biased at a 0.7V common-mode voltage and allow a 1.385Vp-p differential input voltage swing (Figure 2). Both inputs are self-biased through  $900\Omega$  resistors, resulting in a typical differential input resistance of  $1.8k\Omega$ . Drive the analog inputs of the MAX1215N in AC-coupled configuration to achieve best dynamic performance. See the Transformer-Coupled, Differential Analog Input Drive section.




Figure 2. Simplified Analog Input Architecture and Allowable Input Voltage Range

#### **On-Chip Reference Circuit**

The MAX1215N features an internal 1.25V-bandgap reference circuit (Figure 3), which, in combination with an internal reference-scaling amplifier, determines the FSR of the MAX1215N. Bypass REFIO with a 0.1µF capacitor to AGND. To compensate for gain errors or increase/decrease the ADC's FSR, the voltage of this bandgap reference can be indirectly adjusted by adding an external resistor (e.g.,  $100k\Omega$  trim potentiometer) between REFADJ and AGND or REFADJ and REFIO. See the Applications Information section for a detailed description of this process.

To disable the internal reference, connect REFADJ to AV<sub>CC</sub>. Apply an external, stable reference at REFIO to set the converter's full scale. To enable the internal reference, connect REFADJ to AGND.

#### **Clock Inputs (CLKP, CLKN)**

Drive the clock inputs of the MAX1215N with an LVDS- or LVPECL-compatible clock to achieve the best dynamic performance. The clock signal source must be of high quality and low phase noise to avoid any degradation in the noise performance of the ADC. The clock inputs (CLKP, CLKN) are internally biased to 1.15V, accept a typical 500mVp-p differential signal swing (Figure 4). See the *Differential, AC-Coupled LVPECL-Compatible Clock Input* section for more circuit details on how to drive CLKP and CLKN appropriately. Although not recommended, the clock inputs also accept a single-ended input signal.

The MAX1215N also features an internal clock-management circuit (duty-cycle equalizer) that ensures the clock signal applied to inputs CLKP and CLKN is processed to provide a 50% duty-cycle clock signal that desensitizes the performance of the converter to variations in the duty cycle of the input clock source. Note that the clock duty-cycle equalizer cannot be turned off externally and requires a minimum 20MHz clock frequency to allow the device to meet data sheet specifications.

#### **Data Clock Outputs (DCLKP, DCLKN)**

The MAX1215N features a differential clock output, which can be used to latch the digital output data with an external latch or receiver. Additionally, the clock output can be used to synchronize external devices (e.g., FPGAs) to the ADC. DCLKP and DCLKN are differential outputs with LVDS-compatible voltage levels. There is a 3.77ns delay time between the rising (falling) edge of CLKP (CLKN) and the rising (falling) edge of DCLKP (DCLKN). See Figure 5 for timing details.

#### **Divide-by-2 Clock Control (CLKDIV)**

The MAX1215N offers a clock control line (CLKDIV), which supports the reduction of clock jitter in a system. Connect CLKDIV to OGND to enable the ADC's internal divide-by-2 clock divider. Data is now updated at one-half the ADC's input clock rate. CLKDIV has an internal pulldown resistor and can be left open for applications that require this divide-by-2 mode. Connecting CLKDIV to OV<sub>CC</sub> disables the divide-by-2 mode.




Figure 3. Simplified Reference Architecture




Figure 4. Simplified Clock Input Architecture

### System Timing Requirements

Figure 5 depicts the relationship between the clock input and output, analog input, sampling event, and data output. The MAX1215N samples on the rising (falling) edge of CLKP (CLKN). Output data is valid on the next rising (falling) edge of the DCLKP (DCLKN) clock, but has an internal latency of 11 clock cycles.

## Digital Outputs (DOP/N-D11P/N, DCLKP/N, ORP/N) and Control Input T/B

Digital outputs DOP/N–D11P/N, DCLKP/N, and ORP/N are LVDS compatible, and data on D0P/N–D11P/N is presented in either binary or two's-complement format (Table 1). The  $\overline{T}/B$  control line is an LVCMOS-compatible input, which allows the user to select the desired output format. Pulling  $\overline{T}/B$  low outputs data in two's complement, and pulling it high presents data in offset binary format on the 12-bit parallel bus.  $\overline{T}/B$  has an internal pulldown resistor and may be left unconnected in applications using only two's-complement output format. All LVDS outputs provide a typical 360mV voltage swing around a 1.24V common-mode voltage, and must be terminated at the far end of each transmission line pair (true and complementary) with  $100\Omega$ . Apply a 1.7V to 1.9V voltage supply at  $OV_{CC}$  to power the LVDS outputs.

The MAX1215N offers an additional differential output pair (ORP, ORN) to flag out-of-range conditions, where out-of-range is above positive or below negative full scale. An out-of-range condition is identified with ORP (ORN) transitioning high (low).

**Note:** Although a differential LVDS output architecture reduces single-ended transients to the supply and ground planes, capacitive loading on the digital outputs should still be kept as low as possible. Using LVDS buffers on the digital outputs of the ADC when driving larger loads may improve overall performance and reduce system-timing constraints.




Figure 5. System and Output Timing Diagram

### Table 1. MAX1215N Digital Output Coding

INP ANALOG INPUT VOLTAGE LEVEL	INN ANALOG INPUT VOLTAGE LEVEL	OUT-OF-RANGE ORP (ORN)	BINARY DIGITAL OUTPUT CODE (D11P/N-D0P/N)	TWO'S-COMPLEMENT DIGITAL OUTPUT CODE (D11P/N-D0P/N)
> V <sub>CM</sub> + V <sub>FS</sub> / 4	< V <sub>CM</sub> - V <sub>FS</sub> / 4	1 (0)	1111 1111 1111 (exceeds +FS, OR set)	0111 1111 1111 (exceeds +FS, OR set)
V <sub>CM</sub> + V <sub>FS</sub> / 4	V <sub>CM</sub> - V <sub>FS</sub> / 4	0 (1)	1111 1111 1111 (+FS)	0111 1111 1111 (+FS)
VCM	Vсм	0 (1)	1000 0000 0000 or 0111 1111 1111 (FS/2)	0000 0000 0000 or 1111 1111 1111 (FS/2)
V <sub>CM</sub> - V <sub>FS</sub> / 4	V <sub>CM</sub> + V <sub>FS</sub> / 4	0 (1)	0000 0000 0000 (-FS)	1000 0000 0000 (-FS)
< V <sub>CM</sub> + V <sub>FS</sub> / 4	> V <sub>CM</sub> - V <sub>FS</sub> / 4	1 (0)	0000 0000 0000 (exceeds -FS, OR set)	1000 0000 0000 (exceeds -FS, OR set)




Figure 6a. Circuit Suggestions to Adjust the ADC's Full-Scale Range

### Applications Information

#### FSR Adjustments Using the Internal Bandgap Reference

The MAX1215N supports a 10% ( $\pm$ 5%) full-scale adjustment range. To decrease the full-scale signal range, add an external resistor value ranging from 13k $\Omega$  to 1M $\Omega$  between REFADJ and AGND. Adding a variable resistor, potentiometer, or predetermined resis-

tor value between REFADJ and REFIO increases the FSR of the data converter. Figure 6a shows the two possible configurations and their impact on the overall full-scale range adjustment of the MAX1215N. Do not use resistor values of less than  $13k\Omega$  to avoid instability of the internal gain regulation loop for the bandgap reference. See Figure 6b for the resulting FSR for a series of resistor values.

14 \_\_\_\_\_\_*NIXIN* 




Figure 6b. FS Adjustment Range vs. FS Adjustment Resistor

## Differential, AC-Coupled, LVPECL-Compatible Clock Input

The MAX1215N dynamic performance depends on the use of a very clean clock source. The phase noise floor of the clock source has a negative impact on the SNR performance. Spurious signals on the clock signal source also affect the ADC's dynamic range. The preferred method of clocking the MAX1215N is differentially with LVDS- or LVPECL-compatible input levels. The fast data transition rates of these logic families minimize the clock-input circuitry's transition uncertainty, thereby improving the SNR performance. To accomplish this, a  $50\Omega$  reverse-terminated clock signal source with low phase noise is AC-coupled into a fast differential receiver such as the MC100LVEL16 (Figure 7). The receiver produces the necessary LVPECL output levels to drive the clock inputs of the data converter.

## Transformer-Coupled, Differential Analog Input Drive

The MAX1215N provides the best SFDR and THD with fully differential input signals and it is not recommended to drive the ADC inputs in single-ended configuration. In differential input mode, even-order harmonics are usually lower since INP and INN are balanced, and




Figure 7. Differential, AC-Coupled, LVPECL-Compatible Clock Input Configuration

**/U/IXI/U** \_\_\_\_\_\_\_ 15

each of the ADC inputs only requires half the signal swing compared to a single-ended configuration.

Wideband RF transformers provide an excellent solution to convert a single-ended signal to a fully differential signal, required by the MAX1215N to reach its optimum dynamic performance. Apply a secondaryside termination of a 1:1 transformer (e.g., Mini-Circuit's ADT1-1WT) into two separate  $24.9\Omega$  resistors. Higher source impedance values can be used at the expense of degradation in dynamic performance. Use resistors with tight tolerance (0.5%) to minimize effects of imbalance, maximizing the ADC's dynamic range. This configuration optimizes THD and SFDR performance of the ADC by reducing the effects of transformer parasitics. However, the source impedance combined with the shunt capacitance provided by a PC board and the ADC's parasitic capacitance limit the ADC's full-power input bandwidth.

To further enhance SFDR performance at high input frequencies (> 100MHz), place a second transformer (Figure 8) in series with the single-ended-to-differential conversion transformer. This transformer reduces the increase of even-order harmonics at high frequencies.

#### Single-Ended, AC-Coupled Analog Inputs

Although not recommended, the MAX1215N can be used in single-ended mode (Figure 9). AC-couple the analog signals to the positive input INP through a 0.1 $\mu$ F capacitor terminated with a 49.9 $\Omega$  resistor to AGND. Terminate the negative input INN with a 49.9 $\Omega$  resistor in series with a 0.1 $\mu$ F capacitor to AGND. In single-ended mode, the input range is limited to approximately half of the FSR of the device, and dynamic performance usually degrades.




Figure 8. Analog Input Configuration with Back-to-Back Transformers and Secondary-Side Termination




Figure 9. Single-Ended AC-Coupled Analog Input Configuration

16 /U/XI/VI

## Grounding, Bypassing, and Board Layout Considerations

The MAX1215N requires board layout design techniques suitable for high-speed data converters. This ADC provides separate analog and digital power supplies. The analog and digital supply voltage pins accept 1.7V to 1.9V input voltage ranges. Although both supply types can be combined and supplied from one source, it is recommended to use separate sources to cut down on performance degradation caused by digital switching currents, which can couple into the analog supply network. Isolate analog and digital supplies (AVCC and OVCC) where they enter the PC board with separate networks of ferrite beads and capacitors to their corresponding grounds (AGND, OGND).

To achieve optimum performance, provide each supply with a separate network of a 47µF tantalum capacitor and parallel combinations of 10µF and 1µF ceramic capacitors. Additionally, the ADC requires each supply pin to be bypassed with separate 0.1µF ceramic capacitors (Figure 10). Locate these capacitors directly at the ADC supply pins or as close as possible to the MAX1215N. Choose surface-mount capacitors, whose preferred location should be on the same side as the converter to save space and minimize the inductance. If close placement on the same side is not possible, these bypassing capacitors may be routed through vias to the bottom side of the PC board.

Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arranged to match the physical location of analog and digital ground on the ADC's package. The two ground planes should be joined at a single point so the noisy digital ground currents do not interfere with the analog ground plane. The dynamic currents that may need to travel long distances before they are recombined at a common-source ground, resulting in large and undesirable ground loops, are a major concern with this approach. Ground loops can degrade the input noise by coupling back to the analog front-end of the converter, resulting in increased spurious activity, leading to decreased noise performance.

Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy, digital systems ground. To minimize the coupling of the digital output signals from the analog input, segregate the digital output bus carefully from the analog input circuitry. To further minimize the effects of digital noise coupling, ground return vias can be positioned throughout the layout to divert digital switching currents away from the sensitive analog sections of the ADC. This approach does not require split ground planes, but can be accomplished by placing substantial ground connections between the analog front-end and the digital outputs.

The MAX1215N is packaged in a 68-pin QFN-EP package (package code: G6800-4), providing greater design flexibility, increased thermal dissipation, and optimized AC performance of the ADC. The exposed paddle (EP) must be soldered down to AGND.

In this package, the data converter die is attached to an EP lead frame with the back of this frame exposed




Figure 10. Grounding, Bypassing, and Decoupling Recommendations for the MAX1215N

/V|/|X|/V| \_\_\_\_\_\_\_ 17

at the package bottom surface, facing the PC board side of the package. This allows a solid attachment of the package to the board with standard infrared (IR) flow soldering techniques.

Thermal efficiency is one of the factors for selecting a package with an exposed pad for the MAX1215N. The exposed pad improves thermal efficiency and ensures a solid ground connection between the ADC and the PC board's analog ground layer.

Considerable care must be taken when routing the digital output traces for a high-speed, high-resolution data converter. Keep trace lengths at a minimum and place minimal capacitive loading (less than 5pF) on any digital trace to prevent coupling to sensitive analog sections of the ADC. It is recommended running the LVDS output traces as differential lines with  $100\Omega$  matched impedance from the ADC to the LVDS load device.

#### **Static Parameter Definitions**

#### Integral Nonlinearity (INL)

Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The static linearity parameters for the MAX1215N are measured using the histogram method with a 10MHz input frequency.

#### **Differential Nonlinearity (DNL)**

Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. The MAX1215N's DNL specification is measured with the histogram method based on a 10MHz input tone.

### \_Dynamic Parameter Definitions

#### **Aperture Jitter**

Figure 11 depicts the aperture jitter (t<sub>AJ</sub>), which is the sample-to-sample variation in the aperture delay.

#### **Aperture Delay**

Aperture delay (t<sub>AD</sub>) is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken (Figure 11).

### Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR[max] = 6.02 \times N + 1.76$$

In reality, other noise sources such as thermal noise, clock jitter, signal phase noise, and transfer function nonlinearities are also contributing to the SNR calculation and should be considered when determining the signal-to-noise ratio in ADC.

#### Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to all spectral components excluding the fundamental and the DC offset. In the case of the MAX1215N, SINAD is computed from a curve fit.




Figure 11. Aperture Jitter/Delay Specifications

18 \_\_\_\_\_\_/VI/XI/VI

#### **Spurious-Free Dynamic Range (SFDR)**

SFDR is the ratio of RMS amplitude of the carrier frequency (maximum signal component) to the RMS value of the next-largest noise or harmonic distortion component. SFDR is usually measured in dBc with respect to the carrier frequency amplitude or in dBFS with respect to the ADC's full-scale range.

#### **Intermodulation Distortion (IMD)**

IMD is the ratio of the RMS sum of the intermodulation products to the RMS sum of the two fundamental input tones. This is expressed as:

IMD = 
$$20 \times log \left( \frac{\sqrt{V_{lM1}^2 + V_{lM2}^2 + \dots + V_{lM3}^2 + V_{lMn}^2}}{\sqrt{V_1^2 + V_2^2}} \right)$$


The fundamental input tone amplitudes (V1 and V2) are at -7dBFS. The intermodulation products are the amplitudes of the output spectrum at the following frequencies:

- Second-order intermodulation products: f<sub>IN1</sub> + f<sub>IN2</sub>, f<sub>IN2</sub> - f<sub>IN1</sub>
- Third-order intermodulation products: 2 x f<sub>IN1</sub> f<sub>IN2</sub>, 2 x f<sub>IN2</sub> - f<sub>IN1</sub>, 2 x f<sub>IN1</sub> + f<sub>IN2</sub>, 2 x f<sub>IN2</sub> + f<sub>IN1</sub>
- Fourth-order intermodulation products: 3 x f<sub>IN1</sub> f<sub>IN2</sub>, 3 x f<sub>IN2</sub> - f<sub>IN1</sub>, 3 x f<sub>IN1</sub> + f<sub>IN2</sub>, 3 x f<sub>IN2</sub> + f<sub>IN1</sub>
- Fifth-order intermodulation products: 3 x f<sub>IN1</sub> 2 x f<sub>IN2</sub>, 3 x f<sub>IN2</sub> - 2 x f<sub>IN1</sub>, 3 x f<sub>IN1</sub> + 2 x f<sub>IN2</sub>, 3 x f<sub>IN2</sub> + 2 x f<sub>IN1</sub>

#### **Full-Power Bandwidth**

A large -1dBFS analog input signal is applied to an ADC and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by 3dB. The -3dB point is defined as the full-power input bandwidth frequency of the ADC.


### **Pin Configuration**



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

For the MAX1215N, the package code is G6800-4.



20 \_\_\_\_\_\_/VI/XI/VI

### **Package Information (continued)**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)

				_	
SYMBOL	соммо	N DIMEN	SIONS	N <sub>O</sub>	
٥	MIN.	NOM.	MAX.	NO <sub>TE</sub>	
Α	-	0.90	1.00		
A1	0.00	0.01	0.05	11	
b	0.18	0.23	0.30	4	
D		10.00 BSC			
D1					
е					
Ε	10.00 BSC				
E1	9.75 BSC				
L	0.50	0.60	0.65		
N		68			
Nd		3			
Ne		3			
θ	0		12"		
Р	0	0.42	0.60		

1.	DIE THICKNESS ALLOWABLE	IS .	012 INCHES	MAXIMUM.
0	DIMENCIONINO & TOLEDANO		ONITODIA TO	ACME VAA

2. DIMENSIONING & TOLERANCES CONFORM TO ASME Y14.5M. — 1994.

 $\Delta$  N is the number of terminals.

Nd is the number of terminals in X-direction & Ne is the number of terminals in Y-direction.

DIMENSION 6 APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25mm FROM TERMINAL TIP.

THE PIN #1 IDENTIFIER MUST BE LOCATED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY. DETAILS OF PIN #1 IDENTIFIER IS OPTIONAL, BUT MUST BE LOCATED WITHIN ZONE INDICATED.

6 EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL.

7. ALL DIMENSIONS ARE IN MILLIMETERS.

8. PACKAGE WARPAGE MAX 0.10mm.

APPLIES TO EXPOSED SURFACE OF PADS AND TERMINALS

△O APPLIES ONLY TO TERMINALS.

11. MEETS JEDEC MD-220.

EXPOSED PAD VARIATIONS						
D2 E2						
PKG CODE	MIN	NDM	MAX	MIN	NDM	MAX
G6800-2	7.55 7.70 7.85 7.55 7.70					7.85
G6800-4	5.65	5.80	5.95	5.65	5.80	5.95



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

\_ 21