ON Semiconductor®

FDD9407L-F085

N-Channel Logic Level PowerTrench® MOSFET

40 V, 100 A, 1.7 mΩ

Features

- Typ $r_{DS(on)}$ = 1.6mΩ at V_{GS} = 10V, I_D = 80A
- Typ $Q_{g(tot)}$ = 86nC at V_{GS} = 10V, I_D = 80A
- UIS Capability
- RoHS Compliant
- Qualified to AEC Q101



Applications

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Electronic Steering
- Integrated Starter/alternator
- Distributed Power Architectures and VRM
- Primary Switch for 12V Systems

MOSFET Maximum Ratings T_J = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain to Source Voltage		40	V
V_{GS}	Gate to Source Voltage		±20	V
I_D	Drain Current - Continuous (V_{GS}=10) (Note 1)	T_C = 25°C	100	A
	Pulsed Drain Current	T_C = 25°C	See Figure4	
E_{AS}	Single Pulse Avalanche Energy	(Note 2)	171	mJ
P_D	Power Dissipation		227	W
	Derate above 25°C		1.52	W/°C
T_J, T_{STG}	Operating and Storage Temperature		-55 to + 175	°C
$R_{\theta JC}$	Thermal Resistance Junction to Case		0.66	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance Junction to Ambient	(Note 3)	52	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD9407L	FDD9407_F085	D-PAK(TO-252)	13”	12mm	2500 units

Notes:
1: Current is limited by bondwire configuration.
2: Starting T_J = 25°C, L = 0.08mH, I_{AS} = 64A, V_{DD} = 40V during inductor charging and V_{DD} = 0V during time in avalanche
3: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in^2 pad of 2oz copper.

February-2018,Rev.1 (Vietnam)
Publication Order Number:
FDD9407L-F085

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
Off Characteristics							
B_{VDSS}	Drain to Source Breakdown Voltage	I_D = 250μA, V_{GS} = 0V		40	-	-	V
I_{DSS}	Drain to Source Leakage Current	V_{DS}=40V, V_{GS} = 0V	T_J = 25°C	-	-	1	μA
			T_J = 175°C(Note 4)	-	-	1	mA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±20V		-	-	±100	nA
On Characteristics							
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 250μA		2.0	3.1	4.0	V
$r_{DS(on)}$	Drain to Source On Resistance	I_D = 80A, V_{GS}= 10V	T_J = 25°C	-	1.6	2	mΩ
			T_J = 175°C(Note 4)	-	2.64	3.22	mΩ
Dynamic Characteristics							
C_{iss}	Input Capacitance	V_{DS} = 25V, V_{GS} = 0V, f = 1MHz		-	6390	-	pF
C_{oss}	Output Capacitance			-	1580	-	pF
C_{rss}	Reverse Transfer Capacitance			-	95	-	pF
R_g	Gate Resistance	f = 1MHz		-	2.3	-	Ω
$Q_{g(ToT)}$	Total Gate Charge at 10V	V_{GS} = 0 to 10V	V_{DD} = 32V, I_D = 80A	-	86	112	nC
$Q_{g(th)}$	Threshold Gate Charge	V_{GS} = 0 to 2V		-	12	15.6	nC
Q_{gs}	Gate to Source Gate Charge			-	30	-	nC
Q_{gd}	Gate to Drain “Miller“ Charge			-	15	-	nC

Switching Characteristics

t_{on}	Turn-On Time	V_{DD} = 20V, I_D = 80A, V_{GS} = 10V, R_{GEN} = 6Ω	-	-	120	ns
$t_{d(on)}$	Turn-On Delay Time		-	27	-	ns
t_r	Rise Time		-	48	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	42	-	ns
t_f	Fall Time		-	18	-	ns
t_{off}	Turn-Off Time		-	-	97	ns

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Voltage	I_{SD} = 80A, V_{GS} = 0V	-	-	1.25	V
		I_{SD} = 40A, V_{GS} = 0V	-	-	1.2	V
T_{rr}	Reverse Recovery Time	I_F = 80A, dI_{SD}/dt = 100A/μs, V_{DD}=32V	-	58	88	ns
Q_{rr}	Reverse Recovery Charge		-	83	143	nC

Notes:

4: The maximum value is specified by design at TJ = 175°C. Product is not tested to this condition in production.

Typical Characteristics



Figure 1. Normalized Power Dissipation vs Case Temperature



Figure 2. Maximum Continuous Drain Current vs Case Temperature



Figure 3. Normalized Maximum Transient Thermal Impedance



Figure 4. Peak Current Capability

Typical Characteristics



Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability



Figure 7. Transfer Characteristics



Figure 8. Forward Diode Characteristics



Figure 9. Saturation Characteristics



Figure 10. Saturation Characteristics

Typical Characteristics



Figure 11. Rdson vs Gate Voltage



Figure 12. Normalized Rdson vs Junction Temperature



Figure 13. Normalized Gate Threshold Voltage vs Temperature



Figure 14. Normalized Drain to Source Breakdown Voltage vs Junction Temperature



Figure 15. Capacitance vs Drain to Source Voltage



Figure 16. Gate Charge vs Gate to Source Voltage

D-PAK TO-252



	MILLIMETERS		INCHES	
DIM.	**MIN.**	**MAX.**	**MIN.**	**MAX.**
A	2.18	2.38	0.086	0.094
A1	-	0.127	-	0.005
b	0.64	0.88	0.025	0.035
b2	0.76	1.14	0.030	0.045
b3	4.95	5.46	0.195	0.215
C	0.46	0.61	0.018	0.024
C2	0.46	0.89	0.018	0.035
D	5.97	6.22	0.235	0.245
D1	4.10	-	0.161	-
E	6.35	6.73	0.250	0.265
E1	4.32	-	0.170	-
H	9.40	10.41	0.370	0.410
e	2.28 BSC		0.090 BSC	
e1	4.56 BSC		0.180 BSC	
L	1.40	1.78	0.055	0.070
L3	0.89	1.27	0.035	0.050
L4	-	1.02	-	0.040
L5	1.01	1.52	0.040	0.060

Notes

- Dimension L3/E1 is for reference only.

Product specification
Supersedes data of VIETNAM