

Data Sheet Rev. 1.00 / December 2012



High-Efficiency Charger for Li-Ion Batteries



Power and Precision

High-Efficiency Charger for Li-Ion Batteries





Brief Description

The ZSPM4551 is a DC/DC synchronous switching lithium-ion (Li-Ion) battery charger with fully integrated power switches, internal compensation, and full fault protection.

Its switching frequency of 1MHz enables the use of small filter components, resulting in smaller board space and reduced BOM costs.

In Full-Charge Constant-Current Mode, the regulation is for constant current (CC). Once termination voltage is reached, the regulator operates in voltage mode. When the regulator is disabled (the EN pin is low), the device draws $10\mu A$ (typical) quiescent current.

The ZSPM4551 includes supervisory reporting through the NFLT (inverted fault) open-drain output to interface other components in the system. Device programming is achieved by an I^2C^{TM*} interface through the SCL and SDA pins.

Benefits

- Up to 1.5A of continuous output current in Full-Charge Constant-Current (CC) Mode
- High efficiency up to 92% with typical loads

Available Support

- Evaluation Kit
- Support Documentation

Features

- VBAT reverse-current blocking
- Programmable temperature-compensated termination voltage: 3.94V to 4.18V ± 1%
- User programmable maximum charge current: 50mA to 1500mA
- · Current mode PWM control in constant voltage
- Supervisor for VBAT reported at the NFLT pin
- Input supply under-voltage lockout
- Full protection for over-current, over-temperature, VBAT over-voltage, and charging timeout
- Charge status indication
- I²C[™] program interface with EEPROM registers


Related ZMDI Smart Power Products

- ZSPM4121 Ultra-low Power Under-Voltage Switch
- ZSPM4141 Ultra-Low-Power Linear Regulator

Physical Characteristics

- Wide input voltage range: V_{BAT} + 0.3V (3.5V min.) to 7.2V
- Junction operating temperature: -40°C to 125°C
- Package: 16-pin PQFN (4mm x 4mm)

ZSPM4551 Application Circuit



* I²C[™] is a trademark of NXP.

For more information, contact ZMDI via Analog@zmdi.com.


© 2012 Zentrum Mikroelektronik Dresden AG — Rev.1.00 — December 4, 2012. All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.

High-Efficiency Charger for Li-Ion Batteries





ZSPM4551 Block Diagram



Ordering Information

Ordering Code	Description	Package
ZSPM4551AA1W	ZSPM4551 High-Efficiency Li-Ion Battery Charger	16-pin PQFN / 7" Reel (1000 parts)
ZSPM4551AA1R	ZSPM4551 High-Efficiency Li-Ion Battery Charger	16-pin PQFN / 13" Reel (3300 parts)
ZSPM4551KIT	ZSPM4551 Evaluation Kit	

Sales and Furthe	er Information	www.zmdi.com		Analog@zmdi.com	
Zentrum Mikroelektronik Dresden AG Grenzstrasse 28 01109 Dresden Germany	ZMD America, Inc. 1525 McCarthy Blvd., #212 Milpitas, CA 95035-7453 USA	Zentrum Mikroelektronik Dresden AG, Japan Office 2nd Floor, Shinbashi Tokyu Bldg. 4-21-3, Shinbashi, Minato-ku Tokyo, 105-0004 Japan	ZMD Far East, Ltd. 3F, No. 51, Sec. 2, Keelung Road 11052 Taipei Taiwan	Zentrum Mikroelektronik Dresden AG, Korea Office U-space 1 Building 11th Floor, Unit JA-1102 670 Sampyeong-dong Bundang-gu, Seongnam-si Gyeonggi-do, 463-400 Korea	
Phone +49.351.8822.7.776 Fax +49.351.8822.8.7776	Phone +855.275.9634 (USA) Phone +408.883.6310 Fax +408.883.6358	Phone +81.3.6895.7410 Fax +81.3.6895.7301	Phone +886.2.2377.8189 Fax +886.2.2377.8199	Phone +82.31.950.7679 Fax +82.504.841.3026	

DISCLAIMER: This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Zentrum Mikroelektronik Dresden AG (ZMD AG) assumes no obligation regarding future manufacture unless otherwise agreed to in writing. The information furnished hereby is believed to be true and accurate. However, under no circumstances shall ZMD AG be liable to any customer, licensee, or any other third party for any special, indirect, incidental, or consequential damages of any kind or nature whatsoever arising out of or in any way related to the furnishing, performance, or use of this technical data. ZMD AG hereby expressly disclaims any liability of ZMD AG to any customer, licensee and any other third party hereby waives any liability of ZMD AG ro any action or arising out of the furnishing, performance or use of this technical data, whether based on contract, warranty, tort (including negligence), strict liability, or otherwise.

© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 – December 4, 2012

All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

High-Efficiency Charger for Li-Ion Batteries





Contents

1	ZS	SPM4551 Characteristics	6
	1.1.	Absolute Maximum Ratings	6
	1.2.		
	1.3.	Recommended Operating Conditions	7
	1.4.	Electrical Characteristics	8
	1.5.	I ² C™ Interface Timing Requirements	11
2	Fu	unctional Description	12
	2.1.	Internal Protection	13
	2.1	1.1. VIN Under-Voltage Lockout	13
	2.1	1.2. Internal Current Limit	13
	2.1	1.3. Thermal Shutdown	13
	2.1	1.4. VBAT Over-Voltage Protection	13
	2.2.	Fault Handling	14
	2.2	2.1. NFLT Pin Functionality	14
	2.2	2.2. Other Faults	14
	2.3.	Serial Interface	16
	2.3	3.1. I ² C [™] Subaddress Definition	16
	2.3	3.2. I ² C [™] Bus Operation	16
	2.4.	Status and Configuration Registers	18
3	Ар	pplication Circuits	23
	3.1.	Typical Application Circuit	23
	3.2.	Selection of External Components	23
	3.2	2.1. C _{OUT} Output Capacitor	23
	3.2	2.2. L _{OUT} Output Inductor	23
	3.2	2.3. C _{IN} Bypass Capacitor	23
	3.2	2.4. C _{VDD} Bypass Capacitor for VDD Internal Reference Voltage Output	23
	3.2	2.5. R _{SENSE} Output Sensing Resistor	24
	3.2	2.6. Pull-up Resistors	24
4	Pir	in Configuration and Package	24
	4.1.	ZSPM4551 Package Dimensions	24
	4.2.	Pin-Out Assignments	25
	4.3.	Pin Description for 16-Pin PQFN (4 x 4 mm)	25
	4.4.	Package Markings	26
5	La	ayout Recommendations	27
	5.1.	Multi-Layer PCB Layout	27
	5.2.	Single-Layer PCB Layout	28
6	Or	rdering Information	30
7	Re	elated Documents	30
8	Do	ocument Revision History	30

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	4 of 30

High-Efficiency Charger for Li-Ion Batteries





List of Figures

Figure 2.1	ZSPM4551 Block Diagram	
Figure 2.2	Charging State Diagram	15
Figure 2.3	Subaddress in I ² C [™] Transmission	
Figure 2.4	I ² C [™] Start / Stop Protocol	17
Figure 2.5	I ² C™ Data Transmission Timing	
Figure 3.1	Typical Application Circuit for Charging a Lithium-Ion Battery	
Figure 4.1	PQFN-16 Package Dimensions	24
Figure 4.2	ZSPM4551 Pin Assignments	
Figure 4.3	Marking Diagram 16-Pin PQFN (4 x 4 mm)	
Figure 5.1	Package and PCB Land Configuration for Multi-Layer PCB	27
Figure 5.2	JEDEC Standard FR4 Multi-Layer Board – Cross-Sectional View	27
Figure 5.3	Conducting Heat Away from the Die using an Exposed Pad Package	
Figure 5.4	Application Using a Single-Layer PCB	

List of Tables

Table 1.1	Absolute Maximum Ratings	6
Table 1.2	Thermal Characteristics	7
Table 1.3	Recommended Operating Conditions	7
Table 1.4	Electrical Characteristics	
Table 1.5	I ² C™ Interface Timing Characteristics	
Table 2.1	Register Descriptions (Device Address = 48 _{HEX})	
Table 2.2	STATUS Register—Address 00 _{HEX}	
Table 2.3	Configuration Register CONFIG1—Address 02 _{HEX}	19
Table 2.4	Configuration Register CONFIG2—Address 03 _{HEX}	19
Table 2.5	Configuration Register CONFIG3—Address 04 _{HEX}	20
Table 2.6	Configuration Register CONFIG4—Address 05 _{HEX}	20
Table 2.7	Configuration Register CONFIG5—Address 06 _{HEX}	21
Table 2.8	Enable Configuration Register CONFIG_ENABLE—Address 11 _{HEX}	22
Table 2.9	EEPROM Control Register EEPROM_CTRL—Address 12 _{HEX}	22
Table 4.1	Pin Description	





ZSPM4551 Characteristics 1

Important: Stresses beyond those listed under "Absolute Maximum Ratings" (section 1.1) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Absolute Maximum Ratings 1.1.

Over operating free-air temperature range unless otherwise noted.

Table 1.1 Absolute Maximum Ratings

Parameter	Value ¹⁾	Unit
VIN, EN, NFLT, SCL, SDA, VTHERM, VTH_REF, VBAT, VSENSE	-0.3 to 8	V
SW	-1 to 8.8	V
VDD	-0.3 to 3.6	V
Operating Junction Temperature Range, T_J	-40 to 125	°C
Storage Temperature Range, T _{STOR}	-65 to 150	°C
Electrostatic Discharge – Human Body Model ²⁾	±2k	V
Electrostatic Discharge – Machine Model ²⁾	+/-200	V
Lead Temperature (soldering, 10 seconds)	260	°C

ESD testing is performed according to the respective JESD22 JEDEC standard. 2)

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
_	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	6 of 30

High-Efficiency Charger for Li-Ion Batteries



1.2. Thermal Characteristics

Table 1.2 Thermal Characteristics

Parameter	Symbol	Value ¹⁾	Unit			
Thermal Resistance Junction to Air ¹⁾	θ_{JA}	50	°C/W			
1) Assumes a 4x4mm QFN-16 in 1 in ² area of 2 oz. copper and 25°C ambient temperature.						

The Analog Mixed Signal Company

1.3. Recommended Operating Conditions

Table 1.3 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Input Operating Voltage at VIN Pin	V _{IN}	V _{BAT} + 0.3V (3.5V min)	5.3	7.2	V
Sense Resistor	R _{SENSE}		50		mΩ
Output Filter Inductor Typical Value 1)	Lout		4.7		μH
Output Filter Capacitor Typical Value ²⁾	C _{OUT}		4.7		μF
Output Filter Capacitor ESR				100	mΩ
Input Supply Bypass Capacitor Value 3)	C _{IN}	3.3	10		μF
VDD Supply Bypass Capacitor Value ²⁾	C _{VDD}	70	100	130	nF
Operating Free Air Temperature	T _A	-40		85	°C
Operating Junction Temperature	TJ	-40		125	°C

1) For best performance, use an inductor with a saturation current rating higher than the maximum V_{BAT} load requirement plus the inductor current ripple.

2) For best performance, use a low ESR ceramic capacitor.

3) For best performance, use a low ESR ceramic capacitor. If C_{IN} is not a low ESR ceramic capacitor, add a 0.1μF ceramic capacitor in parallel to C_{IN}.

	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	7 of 30

High-Efficiency Charger for Li-Ion Batteries



1.4. **Electrical Characteristics**

Electrical characteristics $T_J = -40^{\circ}$ C to 125°C, VIN = 5.3V, (unless otherwise noted)

Table 1.4 **Electrical Characteristics**

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
VIN Supply Voltage						
Voltage Input	V _{IN}		V _{BAT} +0.3V (3.5V min)	5.3	7.2	V
Quiescent Current Normal Mode	ICC-NORM	$I_{LOAD} = 0A$, no switching EN $\ge 2.2V$ (HIGH)		3		mA
Quiescent Current Disabled Mode	I _{CC} DISABLE	EN = 0V		10	50	μA
VBAT Leakage						
Leakage Current From Battery	I _{BAT-LEAK}	$EN = 0V, V_{VBAT} = 4.1V$			10	μA
Reverse Current	I _{BAT-BACK}	VBAT > VIN, VBAT = 4.1V, $T_J < 85^{\circ}C$			10	μA
VIN Under-Voltage Lockout						
Input Supply Under-Voltage Threshold	V _{IN-UV}	V _{IN} increasing		3.15		V
Input Supply Under-Voltage Threshold Hysteresis	V _{IN-UV_HYST}		100	200		mV
OSC						
Oscillator Frequency	fosc		0.9	1	1.1	MHz
NFLT Open Drain Output						
High-Level Output Leakage	I _{OH-NFLT}	$V_{NFLT} = 5.3V$		0.1		μA
Low-Level Output Voltage	V _{OL-NFLT}	I _{NFLT} = -1mA			0.4	V
EN/SCL/SDA Input Voltage The	resholds		· · · ·			
High Level Input Voltage	VIH		2.2			V
Low Level Input Voltage	VIL				0.8	V
Input Hysteresis – EN, SCL, SDA Pins	V _{HYST}			200		mV

Data Sheet December 4, 2012

© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.



High-Efficiency Charger for Li-Ion Batteries





Parameter	Symbol	Condition	Min	Тур	Max	Unit
		V _{EN} =VIN		0.1		μA
Input Leakage – EN Pin	I _{IN-EN}	V _{EN} =0V		-2.0		μA
		V _{SCL} =VIN		55		μA
Input Leakage – SCL Pin	I _{IN-SCL}	V _{SCL} =0V		-0.1		μA
Input Leakage – SDA Pin	lu an i	V _{SDA} =VIN		0.1		μA
Input Leakage – SDA Fill	I _{IN-SDA}	V _{SDA} =0V		-0.1		μA
Low-Level Output Voltage	V_{OL-SDA}	I _{SDA} = -1mA			0.4	V
Thermal Shutdown						
Thermal Shutdown Junction Temperature	T _{SD}		150	170		°C
TSD Hysteresis	T _{SD-HYST}			10		°C
Pre-Charge End						
Pre-charge Voltage Threshold	V _{PRECHG}		2.9	3.0	3.1	V
Pre-charge Voltage Hysteresis	V _{PC-HYST}			70		mV
Charge Restart						
Voltage Below Termination for Charging Restart	V _{restart}			100		mV
Charging Regulator with Lout :	=4.7µH and	C _{out} =4.7μF	·			
Output Current Limit Tolerance in Full-Charge Mode	I _{BAT-FC}	I _{BAT} is user programmable; see Table 2.5.	I _{BAT} - 10%	I _{BAT}	I _{BAT} + 10%	A
Termination Voltage Tolerance in Top-Off Mode	V _{BAT-TO}	$I_{BAT} = 0.1C, 0^{\circ}C < T_{J} < 85^{\circ}C$ V _{BAT} is user programmable; see section 2.4.	V _{BAT} - 1%	V _{BAT}	V _{BAT} + 1%	V
Top-Off Mode Time Out	t _{TO}		0		120	Minutes
Full-Charge Timer	t _{FC}		200		1400	Minutes
Timer Accuracy	t _{ACC}		-10%		+10%	
High Side Switch On Resistance		$I_{SW} = -1A, T_J=25^{\circ}C$		200		mΩ
Low Side Switch On Resistance	R _{DSON}	$I_{SW} = 1A, T_J=25^{\circ}C$		250		mΩ
Maximum Output Current	IBAT			1.5		Α
Over-Current Detect	I _{OCD}	HS switch current	2.5			А
V _{BAT} Over-Voltage Threshold	V _{BAT-OV}		101% V _{BAT}	102% V _{ВАТ}	103% V _{BAT}	
Maximum Duty Cycle	DUTY _{MAX}			98		%

 Data Sheet
 © 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00

 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.
 9 of 30

High-Efficiency Charger for Li-Ion Batteries



The Analog Mixed Signal Comp	any

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Thermistor		•				
VTH_REF Output Voltage	V_{VTH_REF}	$I_{VT_REF} = 2\mu A$ to 100 μA		1.22		V
Thermistor: $10K\Omega$ Temperature ⁻	Thresholds –	- β=3434K				
0°C VTHERM Threshold (0°C)	0°C	Decreasing Temperature		75.6		%VTH_REF
0°C VTHERM Threshold with Hysteresis (10°C)	0°C _{HYST}	Increasing Temperature		66.5		%VTH_REF
10°C VTHERM Threshold (10°C)	10°C	Decreasing Temperature		66.2		%VTH_REF
10°C VTHERM Threshold with Hysteresis (11°C)	10°C _{HYST}	Increasing Temperature		65.4		%VTH_REF
45°C VTHERM Threshold (45°C)	45°C	Increasing Temperature		34.5		%VTH_REF
45°C VTHERM Threshold with Hysteresis (44°C)	45°С _{НҮST}	Decreasing Temperature		35.3		%VTH_REF
50°C VTHERM Threshold (50°C)	50°C	Increasing Temperature		30.8		%VTH_REF
50°C VTHERM Threshold with Hysteresis (49°C)	50°С _{НҮST}	Decreasing Temperature		31.5		%VTH_REF
60°C VTHERM Threshold (60°C)	60°C	Increasing Temperature		24.9		%VTH_REF
60°C VTHERM Threshold with Hysteresis (50°C)	60°С _{НҮST}	Decreasing Temperature		30.8		%VTH_REF
Thermistor: 100KΩ Temperature	Thresholds	– β=4311K				
0°C VTHERM Threshold (0°C)	0°C	Decreasing Temperature		80.5		%VTH_REF
0°C VTHERM Threshold with Hysteresis (10°C)	0°C _{HYST}	Increasing Temperature		69.8		%VTH_REF
10°C VTHERM Threshold (10°C)	10°C	Decreasing Temperature		69.8		%VTH_REF
10°C VTHERM Threshold with Hysteresis (11°C)	10°C _{HYST}	Increasing Temperature		68.6		%VTH_REF
45°C VTHERM Threshold (45°C)	45°C	Increasing Temperature		31.3		%VTH_REF
45°C VTHERM Threshold with Hysteresis (44°C)	45°С _{НҮST}	Decreasing Temperature		32.3		%VTH_REF

High-Efficiency Charger for Li-Ion Batteries





Parameter	Symbol	Condition	Min	Тур	Max	Unit
50°C VTHERM Threshold (50°C)	50°C	Increasing Temperature		27.0		%VTH_REF
50°C VTHERM Threshold with Hysteresis (49°C)	50°C _{HYST}	Decreasing Temperature		27.8		%VTH_REF
60°C VTHERM Threshold (60°C)	60°C	Increasing Temperature		19.4		%VTH_REF
60°C VTHERM Threshold with Hysteresis (50°C)	60°C _{HYST}	Decreasing Temperature		27.0		%VTH_REF

1.5. I²C[™] Interface Timing Requirements

Electrical characteristics T_J = -40°C to 125°C, VIN = 5.3V. See Figure 2.5 for an illustration of the timing specifications given in Table 1.5.

Table 1.5	I ² C™ Interfac	e Timing	Characteristics


Desemptor	Symphol	Standa	rd Mode	Fast	Unit	
Parameter	Symbol	Min	Мах	Min	Мах	– Unit
I ² C [™] Clock Frequency	f _{scl}	0	100	0	400	kHz
I ² C™ Clock High Time	t _{sch}	4		0.6		μs
I ² C [™] Clock Low Time	t _{scl}	4.7		1.3		μs
I ² C [™] Tolerable Spike Time ²⁾	t _{sp}	0	50	0	50	ns
I ² C [™] Serial Data Setup Time	t _{sds}	250		250		ns
I ² C [™] Serial Data Hold Time	t _{sdh}	0		0		μs
I ² C [™] Input Rise Time ²⁾	t _{icr}		1000		300	ns
I ² C™ Input Fall Time ²⁾	t _{icf}		300		300	ns
I^2C^{TM} Output Fall Time; 10pF to 400pF Bus ²⁾	t _{ocf}		300		300	ns
I ² C [™] Bus Free Time Between Stop and Start	t _{buf}	4.7		1.3		μs
I ² C [™] Start or Repeated Start Condition Setup Time	t _{sts}	4.7		0.6		μs
I ² C [™] Start or Repeated Start Condition Hold Time	t _{sth}	4		0.6		μs
I ² C [™] Stop Condition Setup Time ²⁾	t _{sps}	4		0.6		μs

2) Parameter not tested in production.

Data Sheet December 4, 2012

© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.

11 of 30



2 Functional Description

The ZSPM4551 is a fully-integrated Li-Ion battery charger IC based on a highly-efficient switching topology. It is configurable for termination voltage, charge current, and additional variables to allow optimum charging conditions for a wide range of Li-Ion batteries. A 1MHz internal switching frequency facilitates low-cost LC filter combinations. Figure 2.1 provides a block diagram for the ZSPM4551.




Figure 2.1 ZSPM4551 Block Diagram

When the battery voltage is below 3.0 volts, the ZSPM4551 enters a pre-charge state and applies a small, programmable charge current to safely charge the battery to a level for which full-charge current can be applied. Once the Full-Charge Mode has been initiated, the regulation will be for constant current (CC). When the battery voltage has increased enough to go into maintenance mode, the PWM control loop will force a constant voltage across the battery. Once in constant voltage mode, current is monitored to determine when the battery is fully charged. See Figure 2.2 for a diagram of the charging states.

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00		
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	12 of 30	





This regulation voltage as well as the 1C charging current can be set to change based on the battery temperature. There are four temperature ranges for which the regulation voltage can be set independently: 0°C to 10°C, 10°C to 45°C, 45°C to 50°C, and 50°C to 60°C. The ZSPM4551 will stop charging if the temperature passes the descending temperature threshold at 0°C or the ascending threshold at 60°C. These thresholds have 10 degrees of hysteresis. The intermediate points have 1 degree of hysteresis.

2.1. Internal Protection

2.1.1. VIN Under-Voltage Lockout

The device is held in the off state until the EN pin voltage is HIGH (\geq 2.2V) and VIN rises to 3.15V (typical). There is a 200mV hysteresis on this input, which requires the input to fall below 2.95V (typical) before the device will disable.

2.1.2. Internal Current Limit

The current through the inductor L_{OUT} is sensed on a cycle-by-cycle basis and if the current limit (I_{OCD} ; see section 1.4) is reached, the ZSPM4551 will abbreviate the cycle. The current limit is always active when the regulator is enabled.


2.1.3. Thermal Shutdown

If the junction temperature of the ZSPM4551 exceeds 170°C (typical), the SW output will tri-state to protect the device from damage. The NFLT and all other protection circuitry will stay active to inform the system of the failure mode. Once the device cools to 160°C (typical), the device will attempt to start up again. If the device reaches 170°C, the shutdown/restart sequence will repeat.

2.1.4. VBAT Over-Voltage Protection

The ZSPM4551 has a battery protection circuit designed to shut down the charging profile if the battery voltage is greater than the termination voltage. The termination voltage can change based on user programming, so the protection threshold is set to 2% above the termination voltage. Shutting down the charging profile puts the ZSPM4551 in a fault condition.

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
December 4, 2012	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	13 of 30



2.2. Fault Handling

2.2.1. NFLT Pin Functionality

In the event of a battery over-voltage, the battery temperature being outside of the safe charging range, or the full charge timer expiring, charging stops, and the NFLT pin is pulled low. When the fault condition is no longer present, the device will enter the INITIALIZE state (see Figure 2.2), but the NFLT pin will remain low until the STATUS register (00_{HEX}) is read (see Table 2.2). When the STATUS register is read, the NFLT pin will go high until a new fault is detected.

2.2.2. Other Faults


When an open thermistor, thermal shut down, VIN under-voltage, or top-off time-out are detected, charging immediately stops and the corresponding bit in the STATUS register (00_{HEX}) is set. The device enters the INITIALIZE state until the fault is no longer detected.



High-Efficiency Charger for Li-Ion Batteries



Figure 2.2 Charging State Diagram



Dala Sheel	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	15 of 30
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	15 01 50






2.3. Serial Interface

The ZSPM4551 features an I^2C^{TM} slave interface that offers advanced control and diagnostic features. It supports standard and fast mode data rates and auto-sequencing, and it is compliant to I^2C^{TM} standard version 3.0.

I²C[™] operation offers configuration control for termination voltages, charge currents, and charge timeouts. This configurability allows optimum charging conditions in a wide range of Li-Ion batteries. I²C[™] operation also offers fault and warning indicators. Whenever a fault is detected, the associated status bit in the STATUS register is set and the NFLT pin is pulled low. Whenever a warning is detected, the associated status bit in the STATUS register is set, but the NFLT pin is not pulled low. Reading the STATUS register resets the fault and warning status bits, and the NFLT pin is released after all fault status bits have been reset.

2.3.1. **I²C[™] Subaddress Definition**



	Slave Ad	ress + R/	'nW		1				Su	baddre	255			1					Data				1	
Start G3	G2 G1 G0	A2	A1	A0 R/	/nW ACK	S7	S6	S 5	S4	S 3	S2	S1	SO	ACK	D7	D6	D5	D4	D3	D2	D1	D0	ACK	Sto
														I									I	
Sta	rt - Start Cond	ition											АСК	- Acki	nowle	dge								
G(3:	0) - Group ID:	Address	fixed	at 1001b)			S(7:0) - Subaddress: Defined per the address register map																
A(2:0) - Device ID: Address fixed at 000b						D(7:0) - Data: Data to be transmitted with the device																		
	R/nW - Read / not Write select bit						Stop - Stop Condition																	

2.3.2. I²C[™] Bus Operation

The ZSPM4551's I^2C^{TM} is a two-wire serial interface; the two lines are serial clock (SCL) and serial data (SDA) (see Figure 2.4). SDA must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor. The devices communicating on this bus can drive the SDA line low or release it to high impedance. To ensure proper operation, setup and hold times must be met (see Table 1.5). The device that initiates the I^2C^{TM} transaction becomes the master of the bus.

Communication is initiated by the master sending a START condition, which is a high-to-low transition on SDA while the SCL line is high. After the START condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (read = 1; write = 0). After receiving the valid address byte, the device responds with an acknowledge (ACK). An ACK is a low on SDA during the high of the ACK-related clock pulse. On the I^2C^{TM} bus, during each clock pulse, only one data bit is transferred. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as START or STOP control conditions. A low-to-high transition on SDA while the SCL input is high indicates a STOP condition and is sent by the master.


Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	16 of 30
200000000000000000000000000000000000000	phor written consent of the copyright owner. The information furnished in this publication is subject to changes without holice.	1



Any number of data bytes can be transferred from the transmitter to receiver between the START and the STOP conditions. Each byte of eight bits is followed by one ACK bit from the receiver. The SDA line must be released by the transmitter before the receiver can send an ACK bit. The receiver that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. An end of data is signaled by the master receiver to the slave transmitter by not generating an acknowledge after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. The transmitter must then release the data line to enable the master to generate a STOP condition.

The Analog Mixed Signal Company





See Table 1.5 for the definitions and specifications for the timing parameters labeled in Figure 2.5.




Figure 2.5 $l^2 C^{TM}$ Data Transmission Timing

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	17 of 30
December 4, 2012	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	17 01 30

High-Efficiency Charger for Li-Ion Batteries



Status and Configuration Registers 2.4.

Table 2.1 Register Descriptions (Device Address = 48_{HEX})

Register	Address	Name	Default	Description				
0	00 _{HEX}	STATUS	00 _{HEX}	Status bit register				
1	N/A	N/A	N/A	Register not implemented				
2	02 _{HEX}	CONFIG1 ¹⁾	EEPROM	Configuration register				
3	03 _{HEX}	CONFIG2 ¹⁾	EEPROM	Configuration register				
4	04 _{HEX}	CONFIG3 ¹⁾	EEPROM	Configuration register				
5	05 _{HEX}	CONFIG4 ¹⁾	EEPROM	Configuration register				
6	06 _{HEX}	CONFIG5 ¹⁾	EEPROM	Configuration register				
7-16	N/A	N/A	N/A	Registers not implemented				
17	11 _{HEX}	CONFIG_ENABLE	00 _{HEX}	Enable configuration register access				
18	12 _{HEX}	EEPROM_CTRL ¹⁾	00 _{HEX}	EEPROM control register				
 CONFIGx and EEPROM_CTRL registers are only accessible when the CONFIG_ENABLE register is written with the EN_CFG bit set to 1 (see Table 2.8). 								

Table 2.2 STATUS Register—Address 00HEX

Note: All of the STATUS register bits are READ-only.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0		
FIELD NAME	BATT_OV	1C_TO	TEMP_0C	TEMP_60C	TSD	TOP_TO	VIN_UV	TH_OPEN		
FIELD N	AME	BIT DEFINITION ¹⁾								
BATT_OV		VBAT over-	voltage.							
1C_TO	TO Full charge timer has timed out.									
TEMP_0C		Thermistor indicates battery temperature < 0°C.								
TEMP_60C		Thermistor	indicates batt	ery temperatu	re > 60°C.					
TSD		Thermal sh	utdown.							
TOP_TO		Top-off time	er has timed o	ut.						
VIN_UV VIN under-voltage.										
TH_OPEN Thermistor open (battery not present).										
'										

TH_OPEN. Faults cause the NFLT pin to be pulled low. Warnings do not cause the NFLT pin to be pulled low. All status bits are cleared after STATUS register read access. The NFLT pin will go to high impedance (open-drain output) after the STATUS register has been read and all status bits have been reset.

© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 Data Sheet All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. December 4, 2012





High-Efficiency Charger for Li-Ion Batteries



Table 2.3 Configuration Register CONFIG1—Address 02_{HEX}

Note: All of the CONFIG1 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0			
FIELD NAME	PRE_CH	HRG[1:0]	RG[1:0] V_TERM_0_10[2:0]				V_TERM_10_45[2:0]				
FIELD N	AME		E		N	-					
PRE_CHRG[1:()] ¹⁾	Pre-chargin	g configuratio	01 _{ви} 10 _{ви}	_N – 50 mA _N – 100 mA _N – 185 mA _N – 370 mA						
V_TERM_0_10	[2:0] ²⁾	Voltage terr 0-10°C con			BIN – 3.94 V BIN – 4.00 V	-	0 _{BIN} – 4.12 V 1 _{BIN} – 4.15 V				
V_TERM_10_4	5[2:0] ²⁾	Voltage terr 10-45°C co			_{BIN} – 4.05 V _{BIN} – 4.10 V	110 _{BIN} – 4.18 V 111 _{BIN} – Invalid setting					
 PRE_CHRG Note: Maximum output current when V_{out} < 3.0 V. V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.4 for 											

45-50°C and 50-60°C). For <0°C and >60°C, charging is disabled and a fault is set.

Table 2.4 Configuration Register CONFIG2—Address 03_{HEX}

Note: All of the CONFIG2 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0			
FIELD NAME	EOC	C[1:0]	۲_۷	[ERM_45_50	2:0]	V_T	ERM_50_60[2:0]			
FIELD N	AME	BIT DEFINITION									
EOC[1:0] ¹⁾ End of charge configuration					_{ВIN} – 50 mA _{BIN} – 100 mA) _{BIN} – 185 mA _{BIN} – 370 mA						
V_TERM_45_5	0[2:0] ²⁾	Voltage terr 45-50°C co		_	00 _{віл} — 3.94 V)1 _{віл} — 4.00 V		100 _{віл} — 4.12 V 101 _{віл} — 4.15 V				
V_TERM_50_6	0[2:0] ²⁾	Voltage terr 50-60°C co			0 _{BIN} – 4.05 V 1 _{BIN} – 4.10 V		110 _{BIN} – 4.18 V 111 _{BIN} – Invalid setting				

1) EOC Note: Maximum output current when $V_{OUT} < 3.0 V$.

V_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.3 for 0-10°C and 10-45°C). For <0°C and >60°C, charging is disabled and a fault is set.

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	19 of 30



High-Efficiency Charger for Li-Ion Batteries



Table 2.5 Configuration Register CONFIG3—Address 04_{HEX}

Note: All of the CONFIG3 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	М	AX_CHRG_	CURR_0_10[3	:0]	MA	X_CHRG_C	URR_10_45[3	:0]
FIELD NAME BIT DEFIN					IITION			
MAX_CHRG_C	URR_0_10[3	-	aximum charge 10°C configura		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			
MAX_CHRG_CURR_10_45[3:0] ¹⁾			aximum charge)-45°C configu		0000 m = 3000 m m = 3000 m m = 0000 m = 0000000000000000000000000000000000		1011 _{BIN} — 1100 mA 1100 _{BIN} — 1200 mA 1101 _{BIN} — 1300 mA 1110 _{BIN} — 1400 mA 1111 _{BIN} — 1500 mA	
 MAX_CHRG_CURR Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.6 for 45-50°C and 50-60°C). For <0°C and >60°C, charging is disabled and a fault is set. 								

Table 2.6 Configuration Register CONFIG4—Address 05_{HEX}

Note: All of the CONFIG4 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0		
FIELD NAME	FIELD NAME MAX_CHRG_CURR_45_50[3:0]					X_CHRG_C	JRR_50_60[3	:0]		
FIELD NAME			BIT DEFINITION							
MAX_CHRG_CURR_45_50[3:0] ¹⁾ Maximum charg 45-50°C configu					0000 _{BIN} 0001 _{BIN} 0010 _{BIN} 0011 _{BIN}	100 mA 200 mA	1000 _{BIN} – 800 mA 1001 _{BIN} – 900 mA 1010 _{BIN} – 1000 mA 1011 _{BIN} – 1100 mA			
MAX_CHRG_CURR_50_60[3:0] ¹⁾			Maximum charge 50-60°C configui		0100 _{BIN} – 400 mA 0101 _{BIN} – 500 mA 0110 _{BIN} – 600 mA 0111 _{BIN} – 700 mA		1100 _{BIN} – 1200 mA 1101 _{BIN} – 1300 mA 1110 _{BIN} – 1400 mA 1111 _{BIN} – 1500 mA			
 MAX_CHRG_CURR Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.5 for 0-10°C and 10-45°C). For <0°C and >60°C, charging is disabled and a fault is set. 										

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	20 of 30

The Analog Mixed Signal Company

High-Efficiency Charger for Li-Ion Batteries



Table 2.7 Configuration Register CONFIG5—Address 06_{HEX}

Note: All of the CONFIG5 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0			
FIELD NAME	TOP_END	ТН		TOP_TO[2:0]			1C_TO[2:0]				
FIELD NAME	-	<u>.</u>		BIT DE	FINITION	-					
TOP_END ¹⁾		Top-off e	end configura	ition							
		0 _{BIN} – 25	σmA								
		1 _{BIN} – 92	2 mA								
TH ²⁾		Thermis	tor configurat	ion							
		0 _{BIN} – 10	kΩ								
		1 _{BIN} – 10	l0kΩ								
TOP_TO[2:0] 3)	Top off t	imer time out	configuration							
		000 _{BIN} –	0 minutes								
		001 _{BIN} –	20 minutes								
		010 _{BIN} –	010 _{BIN} – 40 minutes								
		011 _{BIN} –	011 _{BIN} – 60 minutes								
		100 _{BIN} –	100 _{BIN} – 80 minutes								
			101 _{BIN} – 100 minutes								
			120 minutes								
		111 _{BIN} –	Disable time	out timer							
1C_TO[2:0] ⁴⁾		Full chai	Full charge timer time out configuration								
			000 _{BIN} – Disable full charge timer								
			200 minutes								
			400 minutes								
			011 _{BIN} – 600 minutes								
			100 _{BIN} – 800 minutes								
			$101_{\text{BIN}} - 1000 \text{ minutes}$								
			1200 minute								
	111 _{BIN} – 1400 minutes										
-				_N and I _{BAT} < TOF	_END						
,	•	al thermistor an									
,		when VBAT =		d I _{BAT} < EOC.							
4) 1C_TO Note: Timer starts when VBAT > 3.0V.											



High-Efficiency Charger for Li-Ion Batteries



Table 2.8 Enable Configuration Register CONFIG_ENABLE—Address 11_{HEX}

Note: The reset value for all of the CONFIG_ENABLE register bits is 0.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0	
FIELD NAME	Not used	Not used	Not used	Not used	Not used	Not used	Not used	EN_CFG	
READ/WRITE	R	R	R	R	R	R	R	R/W	
FIELD NAME			BIT DEFINITION						
EN_CFG		(address 0 _{віл} – D	Enable-access control bit for configuration registers CONFIG1 through CONFIG5 (addresses 02 _{HEX} to 06 _{HEX}) 0 _{BIN} – Disable access 1 _{BIN} – Enable access						

Table 2.9 EEPROM Control Register EEPROM_CTRL—Address 12_{HEX}

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0		
FIELD NAME	Not used	Not used	Not used	Not used	Not used	Not used	Not used	EE_PROG		
READ/WRITE	R	R	R	R	R	R	R	R/W		
FIELD NAME			BIT DEFINITION							
EE_PROG ¹⁾	PROG ¹⁾ EEPROM program control bit for configuration registers CONFIG1 through CONFIG5 (addresses 02 _{HEX} to 06 _{HEX}) 0 _{BIN} - Disable EEPROM programming 1 _{BIN} - Enable EEPROM programming with data from configuration registers CONFIG1 through CONFIG5 (addresses 02 _{HEX} to 06 _{HEX})									
1) EE_PROG Note: Inputs VIN and EN must be present for 200ms.										

Note: The reset value for all of the EEPROM_CTRL register bits is 0.

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	22 of 30


High-Efficiency Charger for Li-Ion Batteries



3 Application Circuits

3.1. Typical Application Circuit

Figure 3.1 Typical Application Circuit for Charging a Lithium-Ion Battery



The Analog Mixed Signal Company

3.2. Selection of External Components

Note that the internal compensation is optimized for a 4.7μ F output capacitor (C_{OUT}) and a 4.7μ H output inductor (L_{OUT}). Table 1.3 provides recommended ranges for most of the following components.

3.2.1. C_{OUT} Output Capacitor

To keep the output ripple low, a low ESR (less than $35m\Omega$) ceramic capacitor is recommended for the 4.7μ F output filter capacitor. The ESR should not exceed $100m\Omega$.

3.2.2. L_{OUT} Output Inductor

For best performance, an inductor with a saturation current rating higher than the maximum V_{OUT} load requirement plus the inductor current ripple should be used for the 4.7µH output filter inductor.

3.2.3. C_{IN} Bypass Capacitor


For best performance, a low ESR ceramic capacitor should be used for the 10μ F input supply bypass capacitor. If it is not a low ESR ceramic capacitor, a 0.1μ F ceramic capacitor should be added in parallel to C_{IN}.

3.2.4. C_{VDD} Bypass Capacitor for VDD Internal Reference Voltage Output

For best performance, a low ESR ceramic capacitor should be used for the 100nF bypass capacitor from the VDD pin to ground.

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
December 4, 2012	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	23 of 30





The typical value for the output sensing resistor is $50m\Omega$.

3.2.6. Pull-up Resistors


For proper function of the I²C[™] interface, the SDA pin must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor.

For proper function of the fault warning signal on the NFLT pin, it must be connected to a positive supply (VDD) through an external pull-up resistor.

4 Pin Configuration and Package

4.1. **ZSPM4551 Package Dimensions**

Figure 4.1 PQFN-16 Package Dimensions



	Units	N	ILLIMETER	15
Dime	nsions Limits	MIN	NOM	MAX
Number of Pins	N		16	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Length	D		4.00 BSC	
Exposed Pad Width	E2	2.55	2.70	2.80
Overall Width	E		4.00 BSC	
Exposed Pad Length	D2	2.55	2.70	2.80
Contact Width	ь	0.25	0.30	0.35
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	÷	

	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the	24 of 30
December 4, 2012	prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	1






High-Efficiency Charger for Li-Ion Batteries



4.2. Pin-Out Assignments

Figure 4.2 ZSPM4551 Pin Assignments



4.3. Pin Description for 16-Pin PQFN (4 x 4 mm)

Table 4.1Pin Description

Pin #	Name	Function	Description	
1	SW	Switching Voltage Node	Connect to 4.7 μ H (typical) inductor L _{OUT} . Also connect to additional SW pin 14.	
2	VIN	Input Voltage	Input voltage. Also connect to C_{IN} . Also connect to additional VIN pin 11.	
3	VSENSE	Current Sense Positive Input	Positive input for the current loop.	
4	VBAT	Output Voltage	Regulator feedback input.	
5	GND	GND	Primary ground for the majority of the device except the low-side power FET.	
6	EN	Enable Input	When EN is high (\geq 2.2V), the device is enabled. Ground the pin to disable the device. Includes internal pull-up.	
7	NFLT	Inverted Fault	Open-drain output.	
8	VDD	Internal 3.3V Supply Output	Connect to a 100nF capacitor to GND.	
9	VTHERM	Battery Temperature Sensor Minus Node	Negative node for the thermistor, which must be located in close proximity to the battery.	

	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	25 of 30
--	--	----------

The Analog Mixed Signal Company

High-Efficiency Charger for Li-Ion Batteries



Pin #	Name	Function	Description	
10	VTH_REF	Battery Temperature Sensor Positive Node	Positive node for the thermistor, which must be located in close proximity to the battery.	
11	VIN	Input Voltage	Additional VIN pin for input voltage; connect to VIN pin 2.	
12	SCL	Clock Input	I ² C [™] clock input.	
13	SDA	Data Input/Output	I ² C™ data (open-drain output).	
14	SW	Switching Voltage Node	e Additional SW pin; connect to SW pin 1.	
15	PGND	Power GND	GND supply for internal low-side FET/integrated diode. Also connect to additional PGND pin 16.	
16	PGND	Power GND	GND supply for internal low-side FET/integrated diode. Also connect to additional PGND pin 15.	

4.4. Package Markings

Т

Figure 4.3 Marking Diagram 16-Pin PQFN (4 x 4 mm)

	XXXXX:	Lot Number (last five digits)
4551A XXXXX	O:	Pin 1 mark
oYYWW	YY:	Year
	WW:	Work Week

	Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
		All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the	26 0
December 4, 2012	prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.		



Т



The Analog Mixed Signal Company





5 Layout Recommendations

To maximize the efficiency of this package for application on a single layer or multi-layer PCB, certain guidelines must be followed when laying out this part on the PCB.


5.1. Multi-Layer PCB Layout

The following are guidelines for mounting the exposed pad ZSPM4551 on a multi-layer PCB with ground a plane. In a multi-layer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors, including die area, number of thermal vias, and thickness of copper, etc.









Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	27 of 30




Figure 5.3 is a representation of how the heat can be conducted away from the die using an exposed pad package. Each application will have different requirements and limitations, and therefore the user should use sufficient copper to dissipate the power in the system. The output current rating for the linear regulators might need to be de-rated for ambient temperatures above 85°C. The de-rated value will depend on calculated worst case power dissipation and the thermal management implementation in the application.




Figure 5.3 Conducting Heat Away from the Die using an Exposed Pad Package


5.2. Single-Layer PCB Layout

Layout recommendations for a single-layer PCB: Utilize as much copper area for power management as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low thermal impedance attachment method (solder paste or thermal conductive epoxy).

In both of the methods mentioned above, it is advisable to use as much copper trace as possible to dissipate the heat.

Data Sheet	\odot 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	
_	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	28 of 30





Important: If the attachment method is NOT implemented correctly, the functionality of the product is NOT guaranteed. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board.

Data Sheet	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00	29 of 30
December 4, 2012	All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	29 01 30

High-Efficiency Charger for Li-Ion Batteries



6 Ordering Information

Ordering Code	Description	Package
ZSPM4551AA1W	ZSPM4551 High-Efficiency Charger for Li-Ion Batteries	16-pin PQFN / 7" Reel (1000 parts)
ZSPM4551AA1R	ZSPM4551 High-Efficiency Charger for Li-Ion Batteries	16-pin PQFN / 13" Reel (3300 parts)
ZSPM4551KIT	ZSPM4551 Evaluation Kit	

The Analog Mixed Signal Company

7 Related Documents

Document	File Name
ZSPM4551 Feature Sheet	ZSPM4551_Feature_Sheet_RevX_xy.pdf
ZSPM4551 Evaluation Kit Description	ZSPM4551_Eval_Kit_Manual_RevX_xy.pdf
ZSPM4551 Application Note – Li-Ion Battery Charging Applications	ZSPM4551_App_Note_Li-Ion_Batt_Charging_RevX_xy.pdf

Visit ZMDI's website www.zmdi.com or contact your nearest sales office for the latest version of these documents.

8 Document Revision History

Revision	Date	Description
1.00	December 4, 2012	First release.

Sales and Further Information		www.zmdi.com		Analog@zmdi.com	
Zentrum Mikroelektronik Dresden AG Grenzstrasse 28 01109 Dresden Germany	ZMD America, Inc. 1525 McCarthy Blvd., #212 Milpitas, CA 95035-7453 USA	Zentrum Mikroelektronik Dresden AG, Japan Office 2nd Floor, Shinbashi Tokyu Bldg. 4-21-3, Shinbashi, Minato-ku Tokyo, 105-0004 Japan	ZMD Far East, Ltd. 3F, No. 51, Sec. 2, Keelung Road 11052 Taipei Taiwan	Zentrum Mikroelektronik Dresden AG, Korea Office U-space 1 Building 11th Floor, Unit JA-1102 670 Sampyeong-dong Bundang-gu, Seongnam-si Gyeonggi-do, 463-400 Korea	
Phone +49.351.8822.7.776 Fax +49.351.8822.8.7776	Phone +855.275.9634 (USA) Phone +408.883.6310 Fax +408.883.6358	Phone +81.3.6895.7410 Fax +81.3.6895.7301	Phone +886.2.2377.8189 Fax +886.2.2377.8199	Phone +82.31.950.7679 Fax +82.504.841.3026	

<u>DISCLAIMER</u>: This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Zentrum Mikroelektronik Dresden AG (ZMD AG) assumes no obligation regarding future manufacture unless otherwise agreed to in writing. The information furnished hereby is believed to be true and accurate. However, under no circumstances shall ZMD AG be liable to any customer, licensee, or any other third party for any special, indirect, incidental, or consequential damages of any kind or nature whatsoever arising out of or in any way related to the furnishing, performance, or use of this technical data. ZMD AG hereby expressly disclaims any liability of ZMD AG to any customer, licensee and any other third party hereby waives any liability of ZMD AG for any such customer, licensee and any other third party hereby waives any liability of ZMD AG for any damages in connection with or arising out of the furnishing, performance or use of this technical data, whether based on contract, warranty, tort (including negligence), strict liability, or otherwise.

	© 2012 Zentrum Mikroelektronik Dresden AG — Rev. 1.00 All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice.	30 of 30
--	--	----------