

ON Semiconductor

# FAN7171-F085 600V / 4A, High-Side Automotive Gate Driver IC

#### **Features**

- Automotive qualified to AEC Q100
- Floating Channel for Bootstrap Operation to +600 V
- 4 A Sourcing and 4 A Sinking Current Driving Capability
- Common-Mode dv/dt Noise-Cancelling Circuit
- 3.3 V and 5 V Input Logic Compatible
- Output In-phase with Input Signal
- Under- Voltage Lockout for VBS
- 25 V Shunt Regulator on VDD and VBS
- 8-Lead, Small Outline Package

## **Applications**

- Common Rail Injection Systems
- DC-DC Converter
- Motor Drive (Electric Power Steering, Fans)

#### **Related Product Resources**

- FAN7171-F085 Product Folder
- AN-6076 Design and Application Guide of Bootstrap Circuit for High-Voltage Gate-Drive IC
- AN-8102 200 Recommendations to Avoid Short Pulse Width Issues in HVIC Gate Driver Applications
- AN-9052 Design Guide for Selection of Bootstrap Components
- AN-4171 FAN7085 High-Side Gate Driver- Internal Recharge Path Design Considerations

## **Description**

The FAN7171-F085 is a monolithic high-side gate drive IC that can drive high-speed MOSFETs and IGBTs that operate up to +600 V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

ON Semiconductor's high-voltage process and common-mode noise-canceling techniques provide stable operation of the high-side driver under high-dv/dt noise circumstances. An advanced level-shift circuit offers high-side gate driver operation up to  $V_{\rm S}$ =-9.8 V (typical) for  $V_{\rm BS}$ =15 V.

The UVLO circuit prevents malfunction when  $V_{\text{BS}}$  is lower than the specified threshold voltage.

The high-current and low-output voltage-drop feature make this device suitable for sustaining switch drivers and energy-recovery switch drivers in automotive motor drive inverters, switching power supplies, and high-power DC-DC converter applications.



Figure 1. 8-Lead, SOIC, Narrow Body

## **Ordering Information**

Part Number	Operating Temperature Range	Package	Packing Method	
FAN7171M-F085		8-Lead, Small Outline Integrated Circuit	Tube	
FAN7171MX-F085	-40°C ~ 125°C	(SOIC), JEDEC MS-012, .150 inch Narrow Body	Tape & Reel	

#### Note:

- 1. These devices passed wave soldering test by JESD22A-111.
- 2. A suffix as "...F085P" has been temporarily introduced in order to manage a double source strategy as ON Semiconductor has officially announced in Aug 2014.

# **Typical Application**




Figure 2. Typical Application

# **Block Diagram**




Figure 3. Block Diagram

# **Pin Configuration**




Figure 4. Pin Assignment (Top Through View)

## **Pin Descriptions**

Pin#	Name	Description
1	$V_{DD}$	Supply Voltage
2	IN	Logic Input for High-Side Gate Driver Output
3	NC	No Connection
4	GND	Ground
5	NC	No Connection
6	Vs	High-Voltage Floating Supply Return
7	НО	High-Side Driver Output
8	V <sub>B</sub>	High-Side Floating Supply

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Characteristics	Min.	Max.	Unit
Vs	High-Side Floating Offset Voltage	V <sub>B</sub> -V <sub>SHUNT</sub>	V <sub>B</sub> +0.3	V
V <sub>B</sub>	High-Side Floating Supply Voltage <sup>(3)</sup>	-0.3	625.0	V
$V_{HO}$	High-Side Floating Output Voltage	V <sub>S</sub> -0.3	V <sub>B</sub> +0.3	V
$V_{DD}$	Low-Side and Logic Supply Voltage <sup>(3)</sup>	-0.3	V <sub>SHUNT</sub>	V
V <sub>IN</sub>	Logic Input Voltage	-0.3	V <sub>DD</sub> +0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate		±50	V/ns
P <sub>D</sub>	Power Dissipation <sup>(4,5,6)</sup>		0.625	W
$\theta_{\sf JA}$	Thermal Resistance		200	°C/W
TJ	Junction Temperature	-55	150	°C
T <sub>STG</sub>	Storage Temperature	-55	150	°C
T <sub>A</sub>	Operating Ambient Temperature	-40	125	°C
ESD	Human Body Model (HBM)		1500	V
ESD	Charge Device Model (CDM)		500	V

#### Notes:

- This IC contains a shunt regulator on V<sub>DD</sub> and V<sub>BS</sub> with a normal breakdown voltage of 25 V. Please note that this supply pin should not be driven by a low-impedance voltage source greater than the V<sub>SHUNT</sub> specified in the Electrical Characteristics section.
- 4. Mounted on 76.2 x 114.3 x 1.6 mm PCB (FR-4 glass epoxy material).
- Refer to the following standards: JESD51-2: Integral circuits thermal test method environmental conditions, natural convection, and JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.
- 6. Do not exceed power dissipation (P<sub>D</sub>) under any circumstances.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. ON Semiconductor does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>BS</sub>	High-Side Floating Supply Voltage	V <sub>S</sub> +10	V <sub>S</sub> +20	V
Vs	High-Side Floating Supply Offset Voltage (DC)	6-V <sub>DD</sub>		
	High-Side Floating Supply Offset Voltage (Transient)	-15 (~170)	600	V
		-7 (~400)		
V <sub>HO</sub>	High-Side Output Voltage	Vs	$V_{B}$	٧
V <sub>IN</sub>	Logic Input Voltage	GND	$V_{DD}$	V
$V_{DD}$	Supply Voltage	10	20	V
T <sub>PULSE</sub>	Minimum Input Pulse Width (7)	80	-	ns

#### Note:

7. Input pulses shorter than the minimum recommendation can cause abnormal output. Short input pulses can be turn on pulses (i.e., rising edge to the adjacent falling edge), turn off pulses (i.e., falling edge to the adjacent rising edge) but also parasitic pulses induced by noise. Refer to Figure 25 and Figure 26. Value guaranteed by design.

### **Electrical Characteristics**

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS}$ )=15 V, -40°C  $\leq$   $T_A \leq$  125°C, unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to GND. The  $V_O$  and  $I_O$  parameters are relative to  $V_S$  and are applicable to the respective output HO.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Power Su	upply Section			•	•	
$I_{QDD}$	Quiescent V <sub>DD</sub> Supply Current	V <sub>IN</sub> =0 V or 5 V		25	70	μΑ
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>IN</sub> =20 kHz, No Load		35	100	μΑ
Bootstra	oped Supply Section			•	•	
V <sub>BSUV+</sub>	V <sub>BS</sub> Supply Under-Voltage Positive-Going Threshold Voltage	V <sub>BS</sub> =Sweep	8.2	9.2	10.2	V
V <sub>BSUV</sub> -	V <sub>BS</sub> Supply Under-Voltage Negative-Going Threshold Voltage	V <sub>BS</sub> =Sweep	7.5	8.5	9.5	V
$V_{BSHYS}$	V <sub>BS</sub> Supply UVLO Hysteresis Voltage	V <sub>BS</sub> =Sweep		0.6		V
$I_{LK}$	Offset Supply Leakage Current	V <sub>B</sub> =V <sub>S</sub> =600 V			50	μΑ
$I_{QBS}$	Quiescent V <sub>BS</sub> Supply Current	V <sub>IN</sub> =0 V or 5 V		60	120	μА
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	C <sub>LOAD</sub> =1 nF, f <sub>IN</sub> =20 kHz, RMS Value		0.73	2.80	mA
Shunt Re	gulator Section					
$V_{\text{SHUNT}}$	V <sub>DD</sub> and V <sub>BS</sub> Shunt Regulator Clamping Voltage	I <sub>SHUNT</sub> =5 mA	23	25		٧
Input Log	gic Section (IN)					
$V_{IH}$	Logic "1" Input Voltage		2.5			٧
$V_{IL}$	Logic "0" Input Voltage				0.8	V
I <sub>IN+</sub>	Logic Input High Bias Current	V <sub>IN</sub> =5 V		45	125	μΑ
$I_{\text{IN-}}$	Logic Input Low Bias Current	V <sub>IN</sub> =0 V			2	μΑ
$R_{IN}$	Input Pull-down Resistance		40	110		kΩ
Gate Driv	er Output Section (HO)					
$V_{OH}$	High Level Output Voltage (V <sub>BIAS</sub> - V <sub>O</sub> )	No Load			1.5	V
$V_{OL}$	Low Level Output Voltage	No Load			35	mV
I <sub>O+</sub>	Output High, Short-Circuit Pulsed Current <sup>(8)</sup>	V <sub>HO</sub> =0 V, V <sub>IN</sub> =5 V, PW ≤10 μs	3.0	4.0		Α
I <sub>O</sub> -	Output Low, Short-Circuit Pulsed Current <sup>(8)</sup>	V <sub>HO</sub> =15 V,V <sub>IN</sub> =0 V, PW ≤10 μs	3.0	4.0		Α
Vs	Allowable Negative V <sub>S</sub> Pin Voltage for IN Signal Propagation to HO			-9.8	-7.0	V

#### Note:


### **Dynamic Electrical Characteristics**

 $V_{BIAS}$  ( $V_{DD}$ ,  $V_{BS}$ ) =15 V,  $V_{S}$ =GND=0 V,  $C_{L}$ =1000 pF, and-40°C  $\leq T_{A} \leq$  125°C, unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>ON</sub>	Turn-On Propagation Delay	V <sub>S</sub> =0 V		150	210	ns
t <sub>OFF</sub>	Turn-Off Propagation Delay	V <sub>S</sub> =0 V		150	210	ns
t <sub>R</sub>	Turn-On Rise Time			25	50	ns
t <sub>F</sub>	Turn-Off Fall Time			15	45	ns

<sup>8.</sup> These parameters guaranteed by design.

## **Typical Performance Characteristics**



250 200 200 150 100 50 -40 -20 0 20 40 60 80 100 120 Temperature [°C]

Figure 5. Turn-On Propagation Delay vs. Temperature




Figure 6. Turn-Off Propagation Delay vs. Temperature




Figure 7. Turn-On Rise Time vs. Temperature




Figure 8. Turn-Off Fall Time vs. Temperature




Figure 9. Operating V<sub>DD</sub> Supply Current vs. Temperature

Figure 10. Operating V<sub>BS</sub> Supply Current vs. Temperature

120

40

80

100

# **Typical Performance Characteristics**




Figure 11. V<sub>BS</sub> UVLO+ vs. Temperature

3.0

2.5

2.0

1.5

1.0


0.5

0.0


-40

-20

\ ™ ⊠



Logic High Input Voltage vs. Temperature Figure 14. Logic Low Input Voltage vs. Temperature Figure 13.



Input Pull-Down Resistance Figure 15. vs. Temperature

**High-Level Output Voltage** Figure 16. vs. Temperature

## **Typical Performance Characteristics**





Figure 17. Output High, Short-Circuit Pulsed Current Figure 18. **Output Low, Short-Circuit Pulsed Current** vs. Temperature vs. Temperature



Output High, Short-Circuit Pulsed Current Figure 20. **Output Low, Short-Circuit Pulsed Current** vs. Supply Voltage vs. Supply Voltage





Figure 21. Quiescent V<sub>DD</sub> Supply Current vs. Supply Voltage



Quiescent  $V_{\text{BS}}$  Supply Current vs. Figure 22. **Supply Voltage** 

## **Switching Time Definitions**




Figure 23. Switching Time Test Circuit (Referenced 8-SOIC)




Figure 24. Switching Time Waveform Definitions




Figure 25. Output Waveform with Short Turn On Input Pulse Width




Figure 26. Output Waveform with Short Turn Off Input Pulse Width

# **Physical Dimensions**




Figure 27. 8-Lead, Small Outline Integrated Circuit (SOIC), JEDEC MS-012, .150 inch Narrow Body

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA **Phone**: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada.

**Europe, Middle East and Africa Technical Support**: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative