# 3.3-V PHASE-LOCK LOOP CLOCK DRIVER

PW PACKAGE (TOP VIEW)

**AGND** 

 $V_{CC}$ 

1Y0

11

SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

CLK

23 AV<sub>CC</sub>

21

20 19 **∏** GND

□ v<sub>cc</sub>

1Y9

1Y8

18 **∏** GND


16 II 1Y6

15 **1** 1Y5

14 | V<sub>CC</sub>

13 **∏** FBIN

**∏** 1Y7 17



- Designed to Meet PC133 SDRAM Registered DIMM Specification Rev. 0.9
- **Spread Spectrum Clock Compatible**
- Operating Frequency 25 MHz to 140 MHz
- Static Phase Error Distribution at 66 MHz to 133 MHz is  $\pm$ 125 ps
- Jitter (cyc-cyc) at 66 MHz to 133 MHz Is |70| ps
- **Available in Plastic 24-Pin TSSOP**
- Phase-Lock Loop Clock Distribution for **Synchronous DRAM Applications**
- Distributes One Clock Input to One Bank of 10 Outputs
- Output Enable Pin to Enable/Disable All 10 **Outputs**
- External Feedback (FBIN) Terminal Is Used to Synchronize the Outputs to the Clock Input
- On-Chip Series Damping Resistors
- No External RC Network Required
- Operates at 3.3 V

### description

The CDCF2510 is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input signal. It is specifically designed for use with synchronous DRAMs. The CDCF2510 operates at a 3.3-V V<sub>CC</sub>. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

One bank of ten outputs provide ten low-skew low-jitter copies of CLK. Output signal duty cycles are adjusted to 50%, independent of the duty cycle at CLK. The outputs can be enabled/disabled with the control (G) input. When the G input is high, the outputs switch in phase and frequency with CLK; when the G input is low, the outputs are disabled to the logic-low state.

Unlike many products containing PLLs, the CDCF2510 does not require external RC networks. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost.

Because it is based on PLL circuitry, the CDCF2510 requires a stabilization time to achieve phase lock of the feedback signal to the reference signal. This stabilization time is required following power up and application of a fixed-frequency, fixed-phase signal at CLK, and following any changes to the PLL reference or feedback signals. The PLL can be bypassed for test purposes by strapping AV<sub>CC</sub> to ground.

The CDCF2510 is characterized for operation from 0°C to 85°C.

application information the High Speed Distribution Design CDC509/516/2509/2510/2516 (literature number SLMA003) and Using CDC2509A/2510A PLL with Spread Spectrum Clocking (SSC) (literature number SCAA039) application reports.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **FUNCTION TABLE** OUTPUTS **INPUTS 1Y FBOUT** G CLK (0:9)Χ L L L L Н L Н Н Н Н functional block diagram 3 1Y0 5 1Y2 8 1Y3 9 1Y4 15 1Y5 16 1Y6 17 1Y7 CLK \_\_\_\_\_\_ PLL 20 1Y8 FBIN 13 21 1Y9 AV<sub>CC</sub> -12 FBOUT **AVAILABLE OPTIONS PACKAGE** SMALL OUTLINE $T_A$ (PW)



CDCF2510PWR

0°C to 85°C

SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

## **Terminal Functions**

TE	RMINAL	T)/DE	DECORPTION
NAME	NO.	TYPE	DESCRIPTION
CLK	24	I	Clock input. CLK provides the clock signal to be distributed by the CDCF2510 clock driver. CLK is used to provide the reference signal to the integrated PLL that generates the clock output signals. CLK must have a fixed frequency and fixed phase for the PLL to obtain phase lock. Once the circuit is powered up and a valid CLK signal is applied, a stabilization time is required for the PLL to phase lock the feedback signal to its reference signal.
FBIN	13	I	Feedback input. FBIN provides the feedback signal to the internal PLL. FBIN must be hard-wired to FBOUT to complete the PLL. The integrated PLL synchronizes CLK and FBIN so that there is nominally zero phase error between CLK and FBIN.
G	11	I	Output bank enable. G is the output enable for outputs 1Y(0:9). When G is low, outputs 1Y(0:9) are disabled to a logic-low state. When G is high, all outputs 1Y(0:9) are enabled and switch at the same frequency as CLK.
FBOUT	12	0	Feedback output. FBOUT is dedicated for external feedback. It switches at the same frequency as CLK. When externally wired to FBIN, FBOUT completes the feedback loop of the PLL. FBOUT has an integrated $25-\Omega$ series-damping resistor.
1Y (0:9)	3, 4, 5, 8, 9, 15, 16, 17, 20, 21	0	Clock outputs. These outputs provide low-skew copies of CLK. Output bank 1Y(0:9) is enabled via the G input. These outputs can be disabled to a logic-low state by deasserting the G control input. Each output has an integrated 25- $\Omega$ series-damping resistor.
AV <sub>CC</sub>	23	Power	Analog power supply. AV <sub>CC</sub> provides the power reference for the analog circuitry. In addition, AV <sub>CC</sub> can be used to bypass the PLL for test purposes. When AV <sub>CC</sub> is strapped to ground, PLL is bypassed and CLK is buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	2, 10, 14, 22	Power	Power supply
GND	6, 7, 18, 19	Ground	Ground



SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, AV <sub>CC</sub> (see Note 1)	
Input voltage range, V <sub>I</sub> (see Note 2)	
Voltage range applied to any output in the high or low state, V <sub>O</sub>	
(see Notes 2 and 3)	–0.5 V to V <sub>CC</sub> + 0.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> )	±50 mA
Continuous output current, $I_O$ ( $V_O = 0$ to $V_{CC}$ )	±50 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Maximum power dissipation at $T_A = 55^{\circ}C$ (in still air) (see Note 4)	0.7 W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. AVCC must not exceed VCC.
  - 2. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 3. This value is limited to 4.6 V maximum.
  - 4. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the Package Thermal Considerations application note in the ABT Advanced BiCMOS Technology Data Book, literature number SCBD002.

# recommended operating conditions (see Note 5)

	W A	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> , AV <sub>CC</sub>	0-	3	3.6	V
High-level input voltage, VIH		2		V
Low-level input voltage, V <sub>IL</sub>	13.0		0.8	V
Input voltage, V <sub>I</sub>		0	VCC	V
High-level output current, IOH	3.43		-12	mA
Low-level output current, IOL	Sii		12	mA
Operating free-air temperature, TA	0.1	0	85	°C

NOTE 5: Unused inputs must be held high or low to prevent them from floating.

# timing requirements over recommended ranges of supply voltage and operating free-air temperature

		,	MIN	N MAX	UNIT
f <sub>clk</sub>	Clock frequency	<b>N W</b>	2:	5 140	MHz
	Input clock duty cycle	00	40%	60%	
	Stabilization time‡	\$5		1	ms

<sup>&</sup>lt;sup>‡</sup> Time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal. For phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for propagation delay, skew, and jitter parameters given in the switching characteristics table are not applicable. This parameter does not apply for input modulation under SSC application.



SCAS628D - APRIL 1999 - REVISED DECEMBER 2004

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CC</sub> , AV <sub>CC</sub>	MIN	TYP†	MAX	UNIT
٧ıK	Input clamp voltage	I <sub>I</sub> = -18 mA	3 V			-1.2	V
		$I_{OH} = -100  \mu A$	MIN to MAX	$V_{CC}$ -0.2			
Vон	High-level output voltage	$I_{OH} = -12 \text{ mA}$	3 V	2.1			V
		$I_{OH} = -6 \text{ mA}$	3 V	2.4			
		I <sub>OL</sub> = 100 μA	MIN to MAX	/:		0.2	
VoL	Low-level output voltage	I <sub>OL</sub> = 12 mA	3 V	٧.		0.8	V
		$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.55				
		V <sub>O</sub> = 1 V	3.135 V	-32			
IOH	High-level output current	V <sub>O</sub> = 1.65 V	3.3 V		-36		
		V <sub>O</sub> = 3.135 V	3.465 V			-12	
		V <sub>O</sub> = 1.95 V	3.135 V	34			
lOL	Low-level output current	V <sub>O</sub> = 1.65 V	3.3 V		40		
		V <sub>O</sub> = 0.4 V	3.465 V			14	
lį	Input current	$V_I = V_{CC}$ or GND	3.6 V			±5	μΑ
I <sub>CC</sub> §	Supply current		3.6 V			10	μΑ
ΔlCC	Change in supply current		3.3 V to 3.6 V			500	μΑ
Ci	Input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3 V		4		pF
Co	Output capacitance	$V_O = V_{CC}$ or GND	3.3 V		6		pF

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 25 pF (see Note 6 and Figures 1 and 2)§

	PARAMETER	FROM	TO	V <sub>CC</sub> ,	UNIT		
		(INPUT)	(OUTPUT)	MIN	MIN TYP		
	Phase error time – static (normalized) (See Figures 3 – 6)	CLKIN↑ = 66 MHz to133 MHz	FBIN↑	-125		125	ps
tsk(o)	Output skew time¶	Any Y or FBOUT	Any Y or FBOUT			200	ps
	Phase error time – jitter (see Note 7)	CHAIR CO MILIT AS 400 MILIT	Any Y or FBOUT	-50		50	
	Jitter(cycle-cycle)	Clkin = 66 MHz to 100 MHz	Any Y or FBOUT		70		ps
	(See Figure 7)	Clkin = 100 MHz to 133 MHz	Any Y or FBOUT		65		ps
	Duty cycle	F(clkin > 60 MHz)	Any Y or FBOUT	45%		55%	
t <sub>r</sub>	Rise time (See Notes 8 and 9)	V <sub>O</sub> = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns
t <sub>f</sub>	Fall time (See Notes 8 and 9)	V <sub>O</sub> = 1.2 V to 1.8 V, IBIS simulation	Any Y or FBOUT	2.5		1	V/ns

<sup>§</sup> These parameters are not production tested.

- 8. This is equivalent to 0.8 ns/2.5 ns and 0.8 ns/2.7 ns into standard 500 Ω/ 30 pf load for output swing of 04. V to 2 V.
- 9. 64 MB DIMM configuration according to PC SDRAM Registered DIMM Design Support Document, Figure 20 and Table 13.

Intel is a trademark of Intel Corporation.

PC SDRAM Register DIMM Design Support Document is published by Intel Corporation.




<sup>‡</sup>For ICC of AVCC, and ICC vs Frequency (see Figures 8 and 9),

 $<sup>\</sup>P$  The  $t_{Sk(0)}$  specification is only valid for equal loading of all outputs.

NOTES: 6. The specifications for parameters in this table are applicable only after any appropriate stabilization time has elapsed.

<sup>7.</sup> Calculated per PC DRAM SPEC ( $t_{phase\ error}$ , static – jitter(cycle-to-cycle)).

## PARAMETER MEASUREMENT INFORMATION



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  133 MHz,  $Z_O = 50 \,\Omega$ ,  $t_f \leq$  1.2 ns,  $t_f \leq$  1.2 ns. C. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





Figure 2. Phase Error and Skew Calculations




### **TYPICAL CHARACTERISTICS**

### PHASE ADJUSTMENT SLOPE AND PHASE ERROR




NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm,  $Z_0 = 50 \Omega$  Phase error measured from CLK to  $Y_n$ 

B.  $C_{(LF)} = Lumped$  feedback capacitance at FBIN




NOTE A: Trace feedback length FBOUT to FBIN = 5 mm,  $Z_0$  = 50  $\Omega$ 

### TYPICAL CHARACTERISTICS



NOTES: A. Trace feedback length FBOUT to FBIN = 5 mm,  $Z_O$ 

- B. Phase error measured from CLK to FBIN
- C. C(LY) = Lumped capacitive load at Y
- D. C(LF) = Lumped feedback capacitance at FBIN




NOTES: A. C(LY) = Lumped capacitive load at Y

B. C(LF) = Lumped feedback capacitance at FBIN

# **SUPPLY CURRENT**

Peak to Peak

100 110 120 130 140









15-Apr-2017

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	_	Pins	•	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
CDCF2510PW	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2510	
CDCF2510PWG4	NRND	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2510	
CDCF2510PWR	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2510	
CDCF2510PWRG4	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2510	
HPA00016PWR	NRND	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCF2510	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



## PACKAGE OPTION ADDENDUM

15-Apr-2017

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION





Α	0	Dimension designed to accommodate the component width
В	0	Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
٧	٧	Overall width of the carrier tape
ГР	1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCF2510PWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1





### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCF2510PWR	TSSOP	PW	24	2000	333.2	345.9	28.6

PW (R-PDSO-G24)

## PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G24)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.