


DICE/DWF SPECIFICATION

RH1498 10MHz,6V/µs Rail-to-Rail Input and Output Precision C-Load Op Amp



 $\begin{array}{c} 117 \text{mils} \times 82 \text{mils}, \\ 12 \text{mils thick}. \\ \text{Backside (substrate) is an alloyed gold layer.} \\ \text{Connect backside to V}^+. \end{array}$

PAD FUNCTION

OUTPUT A
−INA
+INA
V[−]
+INB
−INB
OUTPUT B
V⁺

DIE CROSS REFERENCE

LTC Finished	Order
Part Number	Part Number
RH1498	RH1498DICE
RH1498	RH1498DWF*

Please refer to LTC standard product data sheet for other applicable product information. *DWF = DICE in wafer form.

∠ , LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners.

DICE/DUF ELECTRICAL TEST LIMITS (Pre-Irradiation) $V_S = \pm 15V$; $V_{CM} = V_{OUT} = 0V$, $T_A = 25^{\circ}C$, unless otherwise noted

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V _{OS}	Input Offset Voltage	$V_{CM} = V^+, V^-$		800	μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 1)	$V_{CM} = V^+$ to V^-		1400	μV
I _B	Input Bias Current	$V_{CM} = V^+$ $V_{CM} = V^-$	0 -715	715 0	nA nA
	Input Bias Current Match (Channel-to-Channel) (Note 1)	$V_{CM} = V^+, V^-$	0	200	nA
l _{os}	Input Offset Current	$V_{CM} = V^+, V^-$		70	nA
A _{VOL}	Large-Signal Voltage Gain	$V_0 = -14.5V$ to 14.5V, R1 = 10k $V_0 = -10V$ to 10V, R1 = 2k	1000 500		V/mV V/mV
CMRR	Common Mode Rejection Ratio	$V_{CM} = V^+$ to V^-	90		dB
	CMRR Match (Channel-to-Channel) (Note 1)	$V_{CM} = V^+$ to V^-	84		dB
PSRR	Power Supply Rejection Ratio	V _S = ±2V to ±16V	90		dB
	PSRR Match (Channel-to-Channel) (Note 1)	V _S = ±2V to ±16V	83		dB
V _{OL}	Output Voltage Swing (Low) (Note 2)	No Load I _{SINK} = 1mA I _{SINK} = 10mA		30 100 500	mV mV mV



RH1498

DICE/DWF ELECTRICAL TEST LIMITS (Pre-Irradiation) $V_S = \pm 15V$; $V_{CM} = V_{OUT} = 0V$, $T_A = 25^{\circ}C$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V _{OH}	Output Voltage Swing (High) (Note 2)	No Load I _{SOURCE} = 1mA I _{SOURCE} = 10mA		10 150 800	mV mV mV
I _{SC}	Short-Circuit Current		±15		mA
I _S	Supply Current per Amplifier			2.5	mA
GBW	Gain-Bandwidth Product	f = 100kHz	6.8		MHz
SR	Slew Rate	$A_V = -1$, $R_L = 10k$ $V_0 = \pm 10V$, Measure at $V_0 = \pm 5V$	3.5		V/µs

DICE/DUF ELECTRICAL TEST LIMITS (Pre-Irradiation) $V_S = 5V$; $V_{CM} = V_{OUT} =$ Half Supply, $T_A = 25^{\circ}C$,

unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	MIN	MAX	UNITS
V _{OS}	Input Offset Voltage	V _{CM} = V ⁺ , V ⁻		800	μV
	Input Offset Voltage Match (Channel-to-Channel) (Note 1)	V _{CM} = V ⁺ to V ⁻		1400	μV
I _B	Input Bias Current		0 -650	650 0	nA nA
	Input Bias Current Match (Channel-to-Channel) (Note 1)	$V_{CM} = V^+, V^-$	0	180	nA
I _{OS}	Input Offset Current	$V_{CM} = V^+, V^-$		65	nA
A _{VOL}	Large-Signal Voltage Gain	$V_{\rm S} = 5V, V_0 = 75 \text{mV}$ to 4.8V, R1 = 10k	600		V/mV
CMRR	Common Mode Rejection Ratio	$V_{S} = 5V, V_{CM} = V^{+} \text{ to } V^{-}$	76		dB
	CMRR Match (Channel-to-Channel) (Note 1)	$V_{S} = 5V, V_{CM} = V^{+} \text{ to } V^{-}$	75		dB
PSRR	Power Supply Rejection Ratio	$V_{S} = 4.5V$ to 12V; $V_{CM} = V_{0} = 0.5V$	88		dB
	PSRR Match (Channel-to-Channel) (Note 1)	$V_{\rm S}$ = 4.5V to 12V; $V_{\rm CM}$ = $V_{\rm O}$ = 0.5V	82		dB
V _{OL}	Output Voltage Swing (Low) (Note 2)	No Load I _{SINK} = 1mA I _{SINK} = 2.5mA		30 100 200	mV mV mV
V _{OH}	Output Voltage Swing (High) (Note 2)	No Load I _{SOURCE} = 1mA I _{SOURCE} = 2.5mA		10 150 250	mV mV mV
I _{SC}	Short-Circuit Current		±12		mA
I _S	Supply Current per Amplifier			2.2	mA

Note 1: Matching parameters are the difference between amplifiers A and B.

Note 2: Output voltage swings are measured between the output and power supply rails.

Wafer level testing is performed per the indicated specifications for dice. Considerable differences in performance can often be observed for dice versus packaged units due to the influences of packaging and assembly on certain devices and/or parameters. Please consult factory for more information on dice performance and lot qualifications via lot sampling test procedures.

Dice data sheet subject to change. Please consult factory for current revision in production.

Ζ