

# 80960KB EMBEDDED 32-BIT MICROPROCESSOR WITH INTEGRATED FLOATING-POINT UNIT

- High-Performance Embedded Architecture
  - 25 MIPS Burst Execution at 25 MHz
  - 9.4 MIPS\* Sustained Execution at 25 MHz
- 512-Byte On-Chip Instruction Cache
  - Direct Mapped
  - Parallel Load/Decode for Uncached Instructions
- Multiple Register Sets
  - Sixteen Global 32-Bit Registers
  - Sixteen Local 32-Bit Registers
  - Four Local Register Sets Stored On-Chip
  - Register Scoreboarding
- 4 Gigabyte, Linear Address Space
- Pin Compatible with 80960KA

- **■** Built-in Interrupt Controller
  - 31 Priority Levels, 256 Vectors
  - 3.4 μs Latency @ 25 MHz
- Easy to Use, High Bandwidth 32-Bit Bus
  - 66.7 Mbytes/s Burst
  - Up to 16 Bytes Transferred per Burst
- 132-Lead Packages:
  - Pin Grid Array (PGA)
  - Plastic Quad Flat-Pack (PQFP)
- On-Chip Floating Point Unit
  - Supports IEEE 754 Floating Point Standard
  - Four 80-Bit Registers
  - 13.6 Million Whetstones/s (Single Precision) at 25 MHz




Figure 1. The 80960KB Processor's Highly Parallel Architecture

estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's Terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life saving, or life

Information in this document is provided in connection with Intel products. No license, express or implied, by

Intel retains the right to make changes to specifications and product descriptions at any time, without notice.

sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. Contact your local Intel sales office or your distributor to obtain the latest specifications and before

\*Third party brands and names are the property of their respective owners.

Copies of documents which have an ordering number and are referenced in this document, or other Intel literature, may be obtained from:

Intel Corporation

P.O. Box 7641 Mt. Prospect IL 60056-7641 or call 1-800-879-4683

placing your product order.

Many documents are available for download from Intel's website at http://www.intel.com.

Copyright © Intel Corporation 1997, 2004



# 80960KB EMBEDDED 32-BIT MICROPROCESSOR

1.0	THE i960® PROCESSOR	1
	1.1 Key Performance Features	2
	1.1.1 Memory Space And Addressing Modes	4
	1.1.2 Data Types	4
	1.1.3 Large Register Set	4
	1.1.4 Multiple Register Sets	5
	1.1.5 Instruction Cache	5
	1.1.6 Register Scoreboarding	5
	1.1.7 High Bandwidth Local Bus	6
	1.1.8 Interrupt Handling	6
	1.1.9 Debug Features	6
	1.1.10 Fault Detection	7
	1.1.11 Built-in Testability	7
2.0	ELECTRICAL SPECIFICATIONS	10
	2.1 Power and Grounding	10
	2.2 Power Decoupling Recommendations	10
	2.3 Connection Recommendations	11
	2.4 Characteristic Curves	11
	2.5 Test Load Circuit	14
	2.7 DC Characteristics	15
	2.6 Absolute Maximum Ratings	15
	2.8 AC Specifications	16
	2.8.1 AC Specification Tables	17
3.0	MECHANICAL DATA	21
	3.1 Packaging	21
	3.1.1 Pin Assignment	21
	3.2 Pinout	25
	3.3 Package Thermal Specification	29
4.0	WAVEFORMS	33
5.0	REVISION HISTORY	32

# Contents



	F٩

Figure 1.	80960KA Programming Environment	1
Figure 2.	Instruction Formats	4
Figure 3.	Multiple Register Sets Are Stored On-Chip	6
Figure 4.	Connection Recommendations for Low Current Drive Network	11
Figure 5.	Connection Recommendations for High Current Drive Network	11
Figure 6.	Typical Supply Current vs. Case Temperature	12
Figure 7.	Typical Current vs. Frequency (Room Temp)	12
Figure 8.	Typical Current vs. Frequency (Hot Temp)	13
Figure 9.	Worst-Case Voltage vs. Output Current on Open-Drain Pins	13
Figure 10.	Capacitive Derating Curve	13
Figure 11.	Test Load Circuit for Three-State Output Pins	14
Figure 12.	Test Load Circuit for Open-Drain Output Pins	14
Figure 13.	Drive Levels and Timing Relationships for 80960KA Signals	16
Figure 14.	Processor Clock Pulse (CLK2)	20
Figure 15.	RESET Signal Timing	20
Figure 16.	132-Lead Pin-Grid Array (PGA) Package	21
Figure 17.	80960KA PGA Pinout—View from Bottom (Pins Facing Up)	22
Figure 18.	80960KA PGA Pinout—View from Top (Pins Facing Down)	23
Figure 19.	80960KA 132-Lead Plastic Quad Flat-Pack (PQFP) Package	23
Figure 20.	PQFP Pinout - View From Top	24
Figure 21.	HOLD Timing	30
Figure 22.	16 MHz Maximum Allowable Ambient Temperature	31
Figure 23.	20 MHz Maximum Allowable Ambient Temperature	31
Figure 24.	25 MHz Maximum Allowable Ambient Temperature	32
Figure 25.	Maximum Allowable Ambient Temperature for the Extended Temperature 80960KA at 20 MHz in PGA Package	32
Figure 27.	Burst Read and Write Transaction Without Wait States	34
Figure 28.	Burst Write Transaction with 2, 1, 1, 1 Wait States	35
Figure 29.	Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from Quad Word Boundary (1, 0, 0, 0 Wait States)	36
Figure 30.	Interrupt Acknowledge Transaction	

# **Contents**



# **TABLES**

Table 1.	80960KA Instruction Set	3
Table 2.	Memory Addressing Modes	4
Table 3.	80960KA Pin Description: L-Bus Signals	
Table 4.	80960KA Pin Description: Support Signals	9
Table 5.	DC Characteristics	15
Table 6.	80960KA AC Characteristics (16 MHz)	17
Table 7.	80960KA AC Characteristics (20 MHz)	18
Table 9.	80960KA PGA Pinout — In Pin Order	25
Table 10.	80960KA PGA Pinout — In Signal Order	26
Table 11.	80960KA PQFP Pinout — In Pin Order	27
Table 12.	80960KA PQFP Pinout — In Signal Order	28
Table 13.	80960KA PGA Package Thermal Characteristics	29
Table 14.	80960KA PQFP Package Thermal Characteristics	30



# 1.0 THE i960® PROCESSOR

The 80960KB is a member of Intel's i960® 32-bit processor family, which is designed especially for embedded applications. It includes a 512-byte instruction cache, an integrated floating-point unit and a built-in interrupt controller. The 80960KB has a large register set, multiple parallel execution units and a high-bandwidth burst bus. Using advanced RISC technology, this high performance processor is capable of execution rates in excess of 9.4 million instructions per second\*. The 80960KB is well-suited for a wide range of applications including non-impact printers, I/O control and specialty instrumentation. The embedded market includes applications as diverse as industrial automation, avionics, image processing, graphics and networking. These types of

 \* Relative to Digital Equipment Corporation's VAX-11/780 at 1 MIPS (VAX-11™ is a trademark of Digital Equipment Corporation) applications require high integration, low power consumption, quick interrupt response times and high performance. Since time to market is critical, embedded microprocessors need to be easy to use in both hardware and software designs.

All members of the i960 processor family share a common core architecture which utilizes RISC technology so that, except for special functions, the family members are object-code compatible. Each new processor in the family adds its own special set of functions to the core to satisfy the needs of a specific application or range of applications in the embedded market.

Software written for the 80960KB will run without modification on any other member of the 80960 Family. It is also pin-compatible with the 80960KA and the 80960MC which is a military-grade version that supports multitasking, memory management, multiprocessing and fault tolerance.




Figure 2. 80960KB Programming Environment

1



# 1.1 Key Performance Features

The 80960 architecture is based on the most recent advances in microprocessor technology and is grounded in Intel's long experience in the design and manufacture of embedded microprocessors. Many features contribute to the 80960KB's exceptional performance:

- Large Register Set. Having a large number of registers reduces the number of times that a processor needs to access memory. Modern compilers can take advantage of this feature to optimize execution speed. For maximum flexibility, the 80960KB provides thirty-two 32-bit registers and four 80-bit floating point registers. (See Figure 2.)
- Fast Instruction Execution. Simple functions
  make up the bulk of instructions in most
  programs so that execution speed can be
  improved by ensuring that these core instructions are executed as quickly as possible. The
  most frequently executed instructions such as
  register-register moves, add/subtract, logical
  operations and shifts execute in one to two
  cycles. (Table 1 contains a list of instructions.)
- 3. Load/Store Architecture. One way to improve execution speed is to reduce the number of times that the processor must access memory to perform an operation. As with other processors based on RISC technology, the 80960KB has a Load/Store architecture. As such, only the LOAD and STORE instructions reference memory; all other instructions operate on registers. This type of architecture simplifies instruction decoding and is used in combination with other techniques to increase parallelism.
- 4. Simple Instruction Formats. All instructions in the 80960KB are 32 bits long and must be aligned on word boundaries. This alignment makes it possible to eliminate the instruction alignment stage in the pipeline. To simplify the instruction decoder, there are only five instruction formats; each instruction uses only one format. (See Figure 3.)
- Overlapped Instruction Execution. Load operations allow execution of subsequent instructions to continue before the data has been returned from memory, so that these instructions can overlap the load. The 80960KB manages this process transparently

- to software through the use of a register scoreboard. Conditional instructions also make use of a scoreboard so that subsequent unrelated instructions may be executed while the conditional instruction is pending.
- 6. Integer Execution Optimization. When the result of an arithmetic execution is used as an operand in a subsequent calculation, the value is sent immediately to its destination register. Yet at the same time, the value is put on a bypass path to the ALU, thereby saving the time that otherwise would be required to retrieve the value for the next operation.
- 7. Bandwidth Optimizations. The 80960KB gets optimal use of its memory bus bandwidth because the bus is tuned for use with the on-chip instruction cache: instruction cache line size matches the maximum burst size for instruction fetches. The 80960KB automatically fetches four words in a burst and stores them directly in the cache. Due to the size of the cache and the fact that it is continually filled in anticipation of needed instructions in the program flow, the 80960KB is relatively insensitive to memory wait states. The benefit is that the 80960KB delivers outstanding performance even with a low cost memory system.
- 8. Cache Bypass. If a cache miss occurs, the processor fetches the needed instruction then sends it on to the instruction decoder at the same time it updates the cache. Thus, no extra time is spent to load and read the cache.



Table 1. 80960KB Instruction Set

Data Movement	Arithmetic	Logical	Bit and Bit Field
Load Store Move Load Address	Add Subtract Multiply Divide Remainder Modulo Shift	And Not And And Not Or Exclusive Or Not Or Or Not Exclusive Nor Not Exclusive Nor Not Not Not Not Nand Rotate	Set Bit Clear Bit Not Bit Check Bit Alter Bit Scan For Bit Scan Over Bit Extract Modify
Comparison	Branch	Call/Return	Fault
Compare Conditional Compare Compare and Increment Compare and Decrement	Unconditional Branch Conditional Branch Compare and Branch	Call Call Extended Call System Return Branch and Link	Conditional Fault Synchronize Faults
Debug	Miscellaneous	Decimal	Floating Point
Modify Trace Controls Mark Force Mark	Atomic Add Atomic Modify Flush Local Registers Modify Arithmetic Controls Scan Byte for Equal Test Condition Code Modify Process Controls	Decimal Move Decimal Add with Carry Decimal Subtract with Carry	Move Real Add Subtract Multiply Divide Remainder Scale Round Square Root Sine Cosine Tangent Arctangent Log Log Binary Log Natural Exponent Classify Copy Real Extended Compare
Synchronous	Conversion		
Synchronous Load Synchronous Move	Convert Real to Integer Convert Integer to Real		

3






Figure 3. Instruction Formats

### 1.1.1 Memory Space And Addressing Modes

The 80960KB offers a linear programming environment so that all programs running on the processor are contained in a single address space. Maximum address space size is 4 Gigabytes (2<sup>32</sup> bytes).

For ease of use the 80960KB has a small number of addressing modes, but includes all those necessary to ensure efficient execution of high-level languages such as C. Table 2 lists the modes.

### Table 2. Memory Addressing Modes

- 12-Bit Offset
- · 32-Bit Offset
- Register-Indirect
- Register + 12-Bit Offset
- Register + 32-Bit Offset
- Register + (Index-Register x Scale-Factor)
- Register x Scale Factor + 32-Bit Displacement
- Register + (Index-Register x Scale-Factor) + 32-Bit Displacement
- Scale-Factor is 1, 2, 4, 8 or 16

### 1.1.2 Data Types

The 80960KB recognizes the following data types:

#### Numeric:

- 8-, 16-, 32- and 64-bit ordinals
- 8-, 16-, 32- and 64-bit integers
- 32-, 64- and 80-bit real numbers

### Non-Numeric:

- Bit
- Bit Field
- Triple Word (96 bits)
- · Quad-Word (128 bits)

### 1.1.3 Large Register Set

The 80960KB programming environment includes a large number of registers. In fact, 32 registers are available at any time. The availability of this many registers greatly reduces the number of memory accesses required to perform algorithms, which leads to greater instruction processing speed.

There are two types of general-purpose registers: local and global. The 20 global registers consist of sixteen 32-bit registers (G0 though G15) and four 80-bit registers (FP0 through FP3). These registers



perform the same function as the general-purpose registers provided in other popular microprocessors. The term global refers to the fact that these registers retain their contents across procedure calls.

The local registers, on the other hand, are procedure specific. For each procedure call, the 80960KB allocates 16 local registers (R0 through R15). Each local register is 32 bits wide. Any register can also be used for single or double-precision floating-point operations; the 80-bit floating-point registers are provided for extended precision.

### 1.1.4 Multiple Register Sets

To further increase the efficiency of the register set, multiple sets of local registers are stored on-chip (See Figure 4). This cache holds up to four local register frames, which means that up to three procedure calls can be made without having to access the procedure stack resident in memory.

Although programs may have procedure calls nested many calls deep, a program typically oscillates back and forth between only two to three levels. As a result, with four stack frames in the cache, the probability of having a free frame available on the cache when a call is made is very high. In fact, runs of representative C-language programs show that 80% of the calls are handled without needing to access memory.

If four or more procedures are active and a new procedure is called, the 80960KB moves the oldest local register set in the stack-frame cache to a procedure stack in memory to make room for a new set of registers. Global register G15 is the frame pointer (FP) to the procedure stack.

Global and floating point registers are not exchanged on a procedure call, but retain their contents, making them available to all procedures for fast parameter passing.

### 1.1.5 Instruction Cache

To further reduce memory accesses, the 80960KB includes a 512-byte on-chip instruction cache. The instruction cache is based on the concept of locality of reference; most programs are not usually executed in a steady stream but consist of many branches, loops and procedure calls that lead to jumping back and forth in the same small section of code. Thus, by maintaining a block of instructions in cache, the number of memory references required to

read instructions into the processor is greatly reduced

To load the instruction cache, instructions are fetched in 16-byte blocks; up to four instructions can be fetched at one time. An efficient prefetch algorithm increases the probability that an instruction will already be in the cache when it is needed.

Code for small loops often fits entirely within the cache, leading to a great increase in processing speed since further memory references might not be necessary until the program exits the loop. Similarly, when calling short procedures, the code for the calling procedure is likely to remain in the cache so it will be there on the procedure's return.

### 1.1.6 Register Scoreboarding

The instruction decoder is optimized in several ways. One optimization method is the ability to overlap instructions by using register scoreboarding.

Register scoreboarding occurs when a LOAD moves a variable from memory into a register. When the instruction initiates, a scoreboard bit on the target register is set. Once the register is loaded, the bit is reset. In between, any reference to the register contents is accompanied by a test of the scoreboard bit to ensure that the load has completed before processing continues. Since the processor does not need to wait for the LOAD to complete, it can execute additional instructions placed between the LOAD and the instruction that uses the register contents, as shown in the following example:

```
ld data_2, r4
ld data_2, r5
Unrelated instruction
Unrelated instruction
add R4, R5, R6
```

In essence, the two unrelated instructions between LOAD and ADD are executed "for free" (i.e., take no apparent time to execute) because they are executed while the register is being loaded. Up to three load instructions can be pending at one time with three corresponding scoreboard bits set. By exploiting this feature, system programmers and compiler writers have a useful tool for optimizing execution speed






Figure 4. Multiple Register Sets Are Stored On-Chip

### 1.1.7 Floating-Point Arithmetic

In the 80960KB, floating-point arithmetic has been made an integral part of the architecture. Having the floating-point unit integrated on-chip provides two advantages. First, it improves the performance of the chip for floating-point applications, since no additional bus overhead is associated with floating-point calculations, thereby leaving more time for other bus operations such as I/O. Second, the cost of using floating-point operations is reduced because a separate coprocessor chip is not required.

The 80960KB floating-point (real-number) data types include single-precision (32-bit), double-precision (64-bit) and extended precision (80-bit) floating-point numbers. Any registers may be used to execute floating-point operations.

The processor provides hardware support for both mandatory and recommended portions of IEEE Standard 754 for floating-point arithmetic, including all arithmetic, exponential, logarithmic and other transcendental functions. Table 3 shows execution times for some representative instructions.

Table 3. Sample Floating-Point Execution Times (μs) at 25 MHz

Function	32-Bit	64-Bit
Add	0.4	0.5
Subtract	0.4	0.5
Multiply	0.7	1.3
Divide	1.3	2.9
Square Root	3.7	3.9
Arctangent	10.1	13.1
Exponent	11.3	12.5
Sine	15.2	16.6
Cosine	15.2	16.6

### 1.1.8 High Bandwidth Local Bus

The 80960KB CPU resides on a high-bandwidth address/data bus known as the local bus (L-Bus). The L-Bus provides a direct communication path between the processor and the memory and I/O subsystem interfaces. The processor uses the L-Bus to fetch instructions, manipulate memory and respond to interrupts. L-Bus features include:

- 32-bit multiplexed address/data path
- Four-word burst capability which allows transfers from 1 to 16 bytes at a time
- High bandwidth reads and writes with 66.7 MBytes/s burst (at 25 MHz)

Table 4 defines L-bus signal names and functions; Table 5 defines other component-support signals such as interrupt lines.



### 1.1.9 Interrupt Handling

The 80960KB can be interrupted in two ways: by the activation of one of four interrupt pins or by sending a message on the processor's data bus.

The 80960KB is unusual in that it automatically handles interrupts on a priority basis and can keep track of pending interrupts through its on-chip interrupt controller. Two of the interrupt pins can be configured to provide 8259A-style handshaking for expansion beyond four interrupt lines.

### 1.1.10 Debug Features

The 80960KB has built-in debug capabilities. There are two types of breakpoints and six trace modes. Debug features are controlled by two internal 32-bit registers: the Process-Controls Word and the Trace-Controls Word. By setting bits in these control words, a software debug monitor can closely control how the processor responds during program execution.

The 80960KB provides two hardware breakpoint registers on-chip which, by using a special command, can be set to any value. When the instruction pointer matches either breakpoint register value, the breakpoint handling routine is automatically called.

The 80960KB also provides software breakpoints through the use of two instructions: MARK and FMARK. These can be placed at any point in a program and cause the processor to halt execution at that point and call the breakpoint handling routine. The breakpoint mechanism is easy to use and provides a powerful debugging tool.

Tracing is available for instructions (single step execution), calls and returns and branching. Each trace type may be enabled separately by a special debug instruction. In each case, the 80960KB executes the instruction first and then calls a trace handling routine (usually part of a software debug monitor). Further program execution is halted until the routine completes, at which time execution resumes at the next instruction. The 80960KB's tracing mechanisms, implemented completely in hardware, greatly simplify the task of software test and debug.

### 1.1.11 Fault Detection

The 80960KB has an automatic mechanism to handle faults. Fault types include floating point, trace and arithmetic faults. When the processor detects a fault, it automatically calls the appropriate fault handling routine and saves the current instruction pointer and necessary state information to make efficient recovery possible. Like interrupt handling routines, fault handling routines are usually written to meet the needs of specific applications and are often included as part of the operating system or kernel.

For each of the fault types, there are numerous subtypes that provide specific information about a fault. For example, a floating point fault may have the subtype set to an Overflow or Zero-Divide fault. The fault handler can use this specific information to respond correctly to the fault.

### 1.1.12 Built-in Testability

Upon reset, the 80960KB automatically conducts an exhaustive internal test of its major blocks of logic. Then, before executing its first instruction, it does a zero check sum on the first eight words in memory to ensure that the memory image was programmed correctly. If a problem is discovered at any point during the self-test, the 80960KB asserts its FAILURE pin and will not begin program execution. Self test takes approximately 47,000 cycles to complete.

System manufacturers can use the 80960KB's self-test feature during incoming parts inspection. No special diagnostic programs need to be written. The test is both thorough and fast. The self-test capability helps ensure that defective parts are discovered before systems are shipped and, once in the field, the self-test makes it easier to distinguish between problems caused by processor failure and problems resulting from other causes.

### 1.1.13 CHMOS

The 80960KB is fabricated using Intel's CHMOS IV (Complementary High Speed Metal Oxide Semiconductor) process. The 80960KB is currently available in 16, 20 and 25 MHz versions.



Table 4. 80960KB Pin Description: L-Bus Signals (Sheet 1 of 2)

Tuble 4. Goodel Fill Description. E Dus digitals (Greek For 2)				
NAME	TYPE	DESCRIPTION		
CLK2	I	SYSTEM CLOCK provides the fundamental timing for 80960KB systems. It is divided by two inside the 80960KB and four 80-bit registers (FP0 through FP3) to generate the internal processor clock.		
LAD31:0	I/O	LOCAL ADDRESS / DATA BUS carries 32-bit physical addresses and data to		
	T.S.	and from memory. During an address ( $T_a$ ) cycle, bits 2-31 contain a physical word address (bits 0-1 indicate SIZE; see below). During a data ( $T_d$ ) cycle, bits 0-31 contain read or write data. These pins float to a high impedance state when not active.		
		Bits 0-1 comprise SIZE during a T <sub>a</sub> cycle. SIZE specifies burst transfer size in words.		
		LAD1 LAD0		
		0 0 1 Word		
		0 1 2 Words		
		1 0 3 Words 1 1 4 Words		
ALE	0	ADDRESS LATCH ENABLE indicates the transfer of a physical address. ALE is		
	T.S.	asserted during a $T_a$ cycle and deasserted before the beginning of the $T_d$ state. It is active LOW and floats to a high impedance state during a hold cycle $(T_h)$ .		
ADS	0	ADDRESS/DATA STATUS indicates an address state. ADS is asserted every T <sub>a</sub>		
	O.D.	state and deasserted during the following $T_d$ state. For a burst transaction, ADS is asserted again every $T_d$ state where $\overline{\text{READY}}$ was asserted in the previous cycle.		
W/R O WRIT		WRITE/READ specifies, during a T <sub>a</sub> cycle, whether the operation is a write or		
	O.D.	read. It is latched on-chip and remains valid during T <sub>d</sub> cycles.		
DT/R	O O.D.	<b>DATA TRANSMIT / RECEIVE</b> indicates the direction of data transfer to and from the L-Bus. It is low during $T_a$ and $T_d$ cycles for a read or interrupt acknowledgment; it is high during $T_a$ and $T_d$ cycles for a write. DT/ $\overline{R}$ never changes state when $\overline{DEN}$ is asserted.		
DEN	0	DATA ENABLE (active low) enables data transceivers. The processor asserts		
	O.D.	DEN# during all Td and Tw states. The DEN# line is an open drain-output of the 80960KB-processor.		
READY	I	<b>READY</b> indicates that data on LAD lines can be sampled or removed. If READY is not asserted during a $T_d$ cycle, the $T_d$ cycle is extended to the next cycle by inserting a wait state ( $T_w$ ) and $\overline{ADS}$ is not asserted in the next cycle.		
LOCK	I/O O.D.	<b>BUS LOCK</b> prevents bus masters from gaining control of the L-Bus during Read/Modify/Write (RMW) cycles. The processor or any bus agent may assert LOCK.		
		At the start of a RMW operation, the processor examines the $\overline{\text{LOCK}}$ pin. If the pin is already asserted, the processor waits until it is not asserted. If the pin is not asserted, the processor asserts $\overline{\text{LOCK}}$ during the $T_a$ cycle of the read transaction. The processor deasserts $\overline{\text{LOCK}}$ in the $T_a$ cycle of the write transaction. During the time $\overline{\text{LOCK}}$ is asserted, a bus agent can perform a normal read or write but not a RMW operation.		
		The processor also asserts LOCK during interrupt-acknowledge transactions.		
		Do not leave LOCK unconnected. It must be pulled high for the processor to function properly.		

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

ERRATA - 6/13/97

DEN pin description omitted.



Table 4. 80960KB Pin Description: L-Bus Signals (Sheet 2 of 2)

NAME	TYPE	DESCRIPTION
BE3:0 O O.D.		BYTE ENABLE LINES specify the data bytes (up to four) on the bus which are used in the current bus cycle. BE3 corresponds to LAD31:24; BE0 corresponds to LAD7:0.
		The byte enables are provided in advance of data:
		Byte enables asserted during T <sub>a</sub> specify the bytes of the first data word.
		Byte enables asserted during T <sub>d</sub> specify the bytes of the next data word, if any (the word to be transmitted following the next assertion of READY).
		Byte enables that occur during $T_d$ cycles that precede the last assertion of $\overline{READY}$ are undefined. Byte enables are latched on-chip and remain constant from one $T_d$ cycle to the next when $\overline{READY}$ is not asserted.
		For reads, byte enables specify the byte(s) that the processor will actually use. L-Bus agents are required to assert only adjacent byte enables (e.g., asserting just $\overline{\text{BE0}}$ and $\overline{\text{BE2}}$ is not permitted) and are required to assert at least one byte enable. Address bits $A_0$ and $A_1$ can be decoded externally from the byte enables.
HOLD	I	<b>HOLD</b> : A request from an external bus master to acquire the bus. When the processor receives HOLD and grants bus control to another master, it floats its three-state bus lines and open-drain control lines, asserts HLDA and enters the $T_h$ state. When HOLD deasserts, the processor deasserts HLDA and enters the $T_i$ or $T_a$ state.
HLDA	O T.S.	<b>HOLD ACKNOWLEDGE</b> : Notifies an external bus master that the processor has relinquished control of the bus.
CACHE	O T.S.	<b>CACHE</b> indicates when an access is cacheable during a T <sub>a</sub> cycle. It is not asserted during any synchronous access, such as a synchronous load or move instruction used for sending an IAC message. The CACHE signal floats to a high impedance state when the processor is idle.

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

Table 5. 80960KB Pin Description: Support Signals (Sheet 1 of 2)

NAME	TYPE	DESCRIPTION
BADAC	I	BAD ACCESS, if asserted in the cycle following the one in which the last READY of a transaction is asserted, indicates that an unrecoverable error has occurred on the current bus transaction or that a synchronous load/store instruction has not been acknowledged.
		During system reset the BADAC signal is interpreted differently. If the signal is high, it indicates that this processor will perform system initialization. If it is low, another processor in the system will perform system initialization instead.
RESET	I	RESET clears the processor's internal logic and causes it to reinitialize.
		During RESET assertion, the input pins are ignored (except for BADAC and IAC/INT <sub>0</sub> ), the three-state output pins are placed in a high impedance state and other output pins are placed in their non-asserted states.
		RESET must be asserted for at least 41 CLK2 cycles for a predictable RESET. The HIGH to LOW transition of RESET should occur after the rising edge of both CLK2 and the external bus clock and before the next rising edge of CLK2.

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

9



Table 5.	80960KB Pin I	Description: Suppor	t Signals	(Sheet 2 of 2)
----------	---------------	---------------------	-----------	----------------

NAME	TYPE	DESCRIPTION
FAILURE	O O.D.	INITIALIZATION FAILURE indicates that the processor did not initialize correctly. After RESET deasserts and before the first bus transaction begins, FAILURE asserts while the processor performs a self-test. If the self-test completes successfully, then FAILURE deasserts. The processor then performs a zero checksum on the first eight words of memory. If it fails, FAILURE asserts for a second time and remains asserted. If it passes, system initialization continues and FAILURE remains deasserted.
IAC/INT <sub>0</sub>	I	INTERAGENT COMMUNICATION REQUEST/INTERRUPT 0 indicates an IAC message or an interrupt is pending. The bus interrupt control register determines how the signal is interpreted. To signal an interrupt or IAC request in a synchronous system, this pin — as well as the other interrupt pins — must be enabled by being deasserted for at least one bus cycle and then asserted for at least one additional bus cycle. In an asynchronous system the pin must remain deasserted for at least two bus cycles and then asserted for at least two more bus cycles.
		During system reset, this signal must be in the logic high condition to enable normal processor operation. The logic low condition is reserved.
INT <sub>1</sub>	I	INTERRUPT 1, like $\overline{\text{INT}}_0$ , provides direct interrupt signaling.
INT <sub>2</sub> /INTR	I	<b>INTERRUPT2/INTERRUPT REQUEST</b> : The interrupt control register determines how this pin is interpreted. If $INT_2$ , it has the same interpretation as the $\overline{INT}_0$ and $INT_1$ pins. If $INTR$ , it is used to receive an interrupt request from an external interrupt controller.
INT <sub>3</sub> /INTA	I/O O.D.	INTERRUPT3/INTERRUPT ACKNOWLEDGE: The bus interrupt control register determines how this pin is interpreted. If $\overline{\text{INT}}_3$ , it has the same interpretation as the $\overline{\text{INT}}_0$ , INT1 and INT2 pins. If $\overline{\text{INTA}}$ , it is used as an output to control interrupt-acknowledge transactions. The $\overline{\text{INTA}}$ output is latched on-chip and remains valid during T <sub>d</sub> cycles; as an output, it is open-drain.
N.C.	N/A	NOT CONNECTED indicates pins should not be connected. Never connect any pin marked N.C. as these pins may be reserved for factory use.

I/O = Input/Output, O = Output, I = Input, O.D. = Open Drain, T.S. = Three-state

### 2.0 ELECTRICAL SPECIFICATIONS

# 2.1 Power and Grounding

The 80960KB is implemented in CHMOS IV technology and therefore has modest power requirements. Its high clock frequency and numerous output buffers (address/data, control, error and arbitration signals) can cause power surges as multiple output buffers simultaneously drive new signal levels. For clean on-chip power distribution,  $\rm V_{CC}$  and  $\rm V_{SS}$  pins separately feed the device's functional units. Power and ground connections

must be made to all 80960KB power and ground pins. On the circuit board, all  $\rm V_{\rm cc}$  pins must be strapped closely together, preferably on a power plane; all  $\rm V_{\rm SS}$  pins should be strapped together, preferably on a ground plane.

# 2.2 Power Decoupling Recommendations

Place a liberal amount of decoupling capacitance near the 80960KB. When driving the L-bus the processor can cause transient power surges, particularly when connected to a large capacitive load.



Low inductance capacitors and interconnects are recommended for best high frequency electrical performance. Inductance is reduced by shortening board traces between the processor and decoupling capacitors as much as possible.

### 2.3 Connection Recommendations

For reliable operation, always connect unused inputs to an appropriate signal level. In particular, if one or more interrupt lines are not used, they should be pulled up. No inputs should ever be left floating.

All open-drain outputs require a pullup device. While in most cases a simple pullup resistor is adequate, a network of pullup and pulldown resistors biased to a valid V<sub>IH</sub> (>3.0 V) and terminated in the characteristic impedance of the circuit board is recommended to limit noise and AC power consumption. Figure 5 and Figure 6 show recommended values for the resistor network for low and high current drive, assuming a characteristic impedance of 100  $\Omega$ . Terminating output signals in this fashion limits signal swing and reduces AC power consumption.

**NOTE:** Do not connect external logic to pins marked N.C.




Figure 5. Connection Recommendations for Low Current Drive Network




Figure 6. Connection Recommendations for High Current Drive Network

### 2.4 Characteristic Curves

Figure 7 shows typical supply current requirements over the operating temperature range of the processor at supply voltage ( $V_{CC}$ ) of 5 V. Figure 8 and Figure 9 show the typical power supply current ( $I_{CC}$ ) that the 80960KB requires at various operating frequencies when measured at three input voltage ( $V_{CC}$ ) levels and two temperatures.

For a given output current ( $I_{OL}$ ) the curve in Figure 10 shows the worst case output low voltage ( $V_{OL}$ ). Figure 11 shows the typical capacitive derating curve for the 80960KB measured from 1.5V on the system clock (CLK) to 1.5V on the falling edge and 1.5V on the rising edge of the L-Bus address/data (LAD) signals.






Figure 7. Typical Supply Current vs. Case Temperature




Figure 8. Typical Current vs. Frequency (Room Temp)






Figure 9. Typical Current vs. Frequency (Hot Temp)




Figure 10. Worst-Case Voltage vs. Output Current on Open-Drain Pins




Figure 11. Capacitive Derating Curve

### 2.5 Test Load Circuit

Figure 12 illustrates the load circuit used to test the

80960KB's three-state pins; Figure 13 shows the load circuit used to test the open drain outputs. The open drain test uses an active load circuit in the form



of a matched diode bridge. Since the open-drain outputs sink current, only the  $I_{OL}$  legs of the bridge are necessary and the  $I_{OH}$  legs are not used. When the 80960KB driver under test is turned off, the output pin is pulled up to  $V_{REF}$  (i.e.,  $V_{OH}$ ). Diode  $D_1$  is turned off and the  $I_{OL}$  current source flows through diode  $D_2$ .

When the 80960KB open-drain driver under test is on, diode  $D_1$  is also on and the voltage on the pin being tested drops to  $V_{OL}$ . Diode  $D_2$  turns off and  $I_{OL}$  flows through diode  $D_1$ .




Figure 12. Test Load Circuit for Three-State
Output Pins




Figure 13. Test Load Circuit for Open-Drain Output Pins



# 2.6 Absolute Maximum Ratings

Operating Temperature		
	(PQFP)	0°C to +100°C Case
Storage Temperature		65°C to +150°C
Voltage on Any Pin		-0.5V to VCC +0.5V
Power Dissipation		2.5W (25 MHz)

**NOTICE:**This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### 2.7 DC Characteristics

PGA: 80960KB (16 MHz)  $T_{CASE} = 0^{\circ}C \text{ to } +85^{\circ}C, V_{CC} = 5V \pm 10\%$ 

80960KB (20 and 25 MHz)  $T_{CASE}$  = 0°C to +85°C,  $V_{CC}$  = 5V ± 5%

PQFP: 80960KB (16 MHz)  $T_{CASE} = 0^{\circ}C \text{ to } +100^{\circ}C, V_{CC} = 5V \pm 10\%$ 

80960KB (20 and 25 MHz)  $T_{CASE} = 0^{\circ}C \text{ to } +100^{\circ}C$ ,  $V_{CC} = 5V \pm 5\%$ 

Table 6. DC Characteristics

Symbol	Parameter	Min	Max	Units	Notes
$V_{IL}$	Input Low Voltage	-0.3	+0.8	V	
$V_{IH}$	Input High Voltage	2.0	V <sub>CC</sub> + 0.3	V	
V <sub>CL</sub>	CLK2 Input Low Voltage	-0.3	+0.8	V	
V <sub>CH</sub>	CLK2 Input High Voltage	0.55 V <sub>CC</sub>	V <sub>CC</sub> + 0.3	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	(1,2)
V <sub>OH</sub>	Output High Voltage	2.4		V	(3,4)
I <sub>CC</sub>	Power Supply Current: 16 MHz 20 MHz 25 MHz		315 360 420	mA mA mA	(5) (5) (5)
I <sub>LI</sub>	Input Leakage Current		±15	μΑ	$0 \le V_{IN} \le V_{CC}$
I <sub>LO</sub>	Output Leakage Current		±15	μΑ	$0.45 \le V_O \le V_{CC}$
C <sub>IN</sub>	Input Capacitance		10	pF	f <sub>C</sub> = 1 MHz (6)
Co	Output Capacitance		12	pF	f <sub>C</sub> = 1 MHz (6)
C <sub>CLK</sub>	Clock Capacitance		10	pF	f <sub>C</sub> = 1 MHz (6)

### NOTES:

1.	For three-state outputs, this parameter i	is measured at
	Address/Data	4.0 mA
	Controls	. 5.0 mA
2.	For open-drain outputs	25 mA
3.	This parameter is measured at:	
	Address/Data	-1.0 mA
	Controls	-0.9 mA

- 4. Not measured on open-drain outputs.
- Measured at worst case frequency, V<sub>CC</sub> and temperature, with device operating and outputs loaded to the test conditions in Figures 12 and 13. Figure 7, Figure 8 and Figure 9 indicate typical values.
- 6. Input, output and clock capacitance are not tested.

ALE .....-5.0 mA



# 2.8 AC Specifications

This section describes the AC specifications for the 80960KB pins. All input and output timings are specified relative to the 1.5 V level of the rising edge of CLK2. For output timings the specifications refer to the time it takes the signal to reach 1.5 V.

For input timings the specifications refer to the time at which the signal reaches (for input setup) or leaves (for hold time) the TTL levels of LOW (0.8 V) or HIGH (2.0 V). All AC testing should be done with input voltages of 0.4 V and 2.4 V, except for the clock (CLK2), which should be tested with input voltages of 0.45 V and 0.55  $V_{CC}. \label{eq:controller}$ 




Figure 14. Drive Levels and Timing Relationships for 80960KB Signals



# 2.8.1 AC Specification Tables

Table 7. 80960KB AC Characteristics (16 MHz)

Symbol	Parameter	Min	Max	Units	Notes
		Input (	Clock		
T <sub>1</sub>	Processor Clock Period (CLK2)	31.25	125	ns	V <sub>IN</sub> = 1.5V
T <sub>2</sub>	Processor Clock Low Time (CLK2)	8		ns	V <sub>IL</sub> = 10% Point = 1.2V
T <sub>3</sub>	Processor Clock High Time (CLK2)	8		ns	$V_{IH} = 90\% \text{ Point} = 0.1 \text{V} + 0.5 \text{ V}_{CC}$
T <sub>4</sub>	Processor Clock Fall Time (CLK2)		10	ns	V <sub>IN</sub> = 90% Point to 10% Point (1)
T <sub>5</sub>	Processor Clock Rise Time (CLK2)		10	ns	V <sub>IN</sub> = 10% Point to 90% Point (1)
	Sy	nchronou	ıs Output	s	
T <sub>6</sub>	Output Valid Delay	2	25	ns	
T <sub>6H</sub>	HLDA Output Valid Delay	4	28	ns	
T <sub>7</sub>	ALE Width	15		ns	
T <sub>8</sub>	ALE Output Valid Delay	2	18	ns	
T <sub>9</sub>	Output Float Delay	2	20	ns	(2)
T <sub>9H</sub>	HLDA Output Float Delay	4	20	ns	(2)
	S	ynchrono	us Inputs	i	
T <sub>10</sub>	Input Setup 1	3		ns	(3)
T <sub>11</sub>	Input Hold	5		ns	(3)
T <sub>11H</sub>	HOLD Input Hold	4		ns	(3)
T <sub>12</sub>	Input Setup 2	8		ns	(3)
T <sub>13</sub>	Setup to ALE Inactive	10		ns	
T <sub>14</sub>	Hold after ALE Inactive	8		ns	
T <sub>15</sub>	Reset Hold	3		ns	(3)
T <sub>16</sub>	Reset Setup	5		ns	(3)
T <sub>17</sub>	Reset Width	1281		ns	41 CLK2 Periods Minimum

### NOTES:

- 1. Clock rise and fall times are not tested.
- A float condition occurs when the maximum output current becomes less than I<sub>LO</sub>. Float delay is not tested; however, it should not be longer than the valid delay.
- 3. LAD31:0, BADAC, HOLD, LOCK and READY are synchronous inputs. IAC/INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>/INT<sub>R</sub> and INT<sub>3</sub> may be synchronous or asynchronous.

17



Table 8. 80960KB AC Characteristics (20 MHz)

Symbol	Parameter	Min	Max	Units	Notes
		Clock			
T <sub>1</sub>	Processor Clock Period (CLK2)	25	125	ns	V <sub>IN</sub> = 1.5V
T <sub>2</sub>	Processor Clock Low Time (CLK2)	6		ns	V <sub>IL</sub> = 10% Point = 1.2V
T <sub>3</sub>	Processor Clock High Time (CLK2)	6		ns	V <sub>IH</sub> = 90% Point = 0.1V + 0.5 V <sub>CC</sub>
T <sub>4</sub>	Processor Clock Fall Time (CLK2)		10	ns	V <sub>IN</sub> = 90% Point to 10% Point (1)
T <sub>5</sub>	Processor Clock Rise Time (CLK2)		10	ns	V <sub>IN</sub> = 10% Point to 90% Point (1)
	Sy	nchronou	ıs Output	s	
T <sub>6</sub>	Output Valid Delay	2	20	ns	
T <sub>6H</sub>	HLDA Output Valid Delay	4	23	ns	
T <sub>7</sub>	ALE Width	12		ns	
T <sub>8</sub>	ALE Output Valid Delay	2	18	ns	
T <sub>9</sub>	Output Float Delay	2	20	ns	(2)
T <sub>9H</sub>	HLDA Output Float Delay	4	20	ns	(2)
	S	ynchrono	us Inputs	i	
T <sub>10</sub>	Input Setup 1	3		ns	(3)
T <sub>11</sub>	Input Hold	5		ns	(3)
T <sub>11H</sub>	HOLD Input Hold	4		ns	(3)
T <sub>12</sub>	Input Setup 2	7		ns	(3)
T <sub>13</sub>	Setup to ALE Inactive	10		ns	
T <sub>14</sub>	Hold after ALE Inactive	8		ns	
T <sub>15</sub>	Reset Hold	3		ns	
T <sub>16</sub>	Reset Setup	5		ns	
T <sub>17</sub>	Reset Width	1025		ns	41 CLK2 Periods Minimum

### NOTES:

- 1. Clock rise and fall times are not tested.
- 2. A float condition occurs when the maximum output current becomes less than I<sub>LO</sub>. Float delay is not tested; however, it should not be longer than the valid delay.
- 3. LAD31:0, BADAC, HOLD, LOCK and READY are synchronous inputs. IAC/INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>/INT<sub>R</sub> and INT<sub>3</sub> may be synchronous or asynchronous.



Table 9. 80960KB AC Characteristics (25 MHz)

Symbol	Parameter	Min	Max	Units	Notes
		Input (	Clock		
T <sub>1</sub>	Processor Clock Period (CLK2)	20	125	ns	V <sub>IN</sub> = 1.5V
T <sub>2</sub>	Processor Clock Low Time (CLK2)	5		ns	V <sub>IL</sub> = 10% Point = 1.2V
T <sub>3</sub>	Processor Clock High Time (CLK2)	5		ns	$V_{IH} = 90\% \text{ Point} = 0.1V + 0.5 V_{CC}$
T <sub>4</sub>	Processor Clock Fall Time (CLK2)		10	ns	V <sub>IN</sub> = 90% Point to 10% Point (1)
T <sub>5</sub>	Processor Clock Rise Time (CLK2)		10	ns	V <sub>IN</sub> = 10% Point to 90% Point (1)
	Sy	nchronou	is Output	s	
T <sub>6</sub>	Output Valid Delay	2	18	ns	
T <sub>6H</sub>	HLDA Output Valid Delay	4	23	ns	
T <sub>7</sub>	ALE Width	12		ns	
T <sub>8</sub>	ALE Output Valid Delay	2	18	ns	
T <sub>9</sub>	Output Float Delay	2	18	ns	(2)
T <sub>9H</sub>	HLDA Output Float Delay	4	20	ns	(2)
	S	ynchrono	us Inputs		
T <sub>10</sub>	Input Setup 1	3		ns	(3)
T <sub>11</sub>	Input Hold	5		ns	(3)
T <sub>11H</sub>	HOLD Input Hold	4		ns	
T <sub>12</sub>	Input Setup 2	7		ns	
T <sub>13</sub>	Setup to ALE Inactive	8		ns	
T <sub>14</sub>	Hold after ALE Inactive	8		ns	
T <sub>15</sub>	Reset Hold	3		ns	
T <sub>16</sub>	Reset Setup	5		ns	
T <sub>17</sub>	Reset Width	820		ns	41 CLK2 Periods Minimum

# NOTES:

- 1. Clock rise and fall times are not tested.
- A float condition occurs when the maximum output current becomes less than I<sub>LO</sub>. Float delay is not tested; however, it should not be longer than the valid delay.
- 3. LAD31:0, BADAC, HOLD, LOCK and READY are synchronous inputs. IAC/INT<sub>0</sub>, INT<sub>1</sub>, INT<sub>2</sub>/INT<sub>R</sub> and INT<sub>3</sub> may be synchronous or asynchronous.






Figure 15. Processor Clock Pulse (CLK2)




Figure 16. RESET Signal Timing



### 3.0 MECHANICAL DATA

## 3.1 Packaging

The 80960KB is available in two package types:

- 132-lead ceramic pin-grid array (PGA). Pins are arranged 0.100 inch (2.54 mm) center-to-center, in a 14 by 14 matrix, three rows around (see Figure 17).
- 132-lead plastic quad flat pack (PQFP). This package uses fine-pitch gull wing leads arranged in a single row along the package perimeter with 0.025 inch (0.64 mm) spacing (see Figure 20).

Dimensions for both package types are given in the Intel *Packaging* handbook (Order #240800).

### 3.1.1 Pin Assignment

The PGA and PQFP have different pin assignments. Figure 18 shows the view from the PGA bottom (pins facing up) and Figure 19 shows a view from the PGA top (pins facing down). Figure 20 shows the PQFP package; Figure 21 shows the PQFP pinout with signal names. Notice that the pins are numbered in order from 1 to 132 around the package perimeter. Table 10 and Table 11 list the function of each PGA pin; Table 12 and Table 13 list the function of each PQFP pin.





Figure 17. 132-Lead Pin-Grid Array (PGA) Package

21





80960KB

intel<sub>®</sub>




Figure 19. 80960KB PGA Pinout—View from Top (Pins Facing Down)




Figure 20. 80960KB 132-Lead Plastic Quad Flat-Pack (PQFP) Package

NOTE: To address the fact that many of the package prefix variables have changed, all package prefix variables in this document are now indicated with an "x".




Figure 21. PQFP Pinout - View From Top

NOTE: To address the fact that many of the package prefix variables have changed, all package prefix variables in this document are now indicated with an "x".



# 3.2 Pinout

Table 10. 80960KB PGA Pinout — In Pin Order

Pin	Signal	Pin	Signal	Pin	Signal	Pin	Signal
A1	$V_{CC}$	C6	LAD <sub>20</sub>	H1	W/R	M10	$V_{SS}$
A2	V <sub>SS</sub>	C7	LAD <sub>13</sub>	H2	BE <sub>0</sub>	M11	V <sub>CC</sub>
А3	LAD <sub>19</sub>	C8	LAD <sub>8</sub>	H3	LOCK	M12	N.C.
A4	LAD <sub>17</sub>	C9	LAD <sub>3</sub>	H12	N.C.	M13	N.C.
A5	LAD <sub>16</sub>	C10	V <sub>CC</sub>	H13	N.C.	M14	N.C.
A6	LAD <sub>14</sub>	C11	$V_{SS}$	H14	N.C.	N1	V <sub>SS</sub>
A7	LAD <sub>11</sub>	C12	ĪNT₃/ĪNTA	J1	DT/R	N2	N.C.
A8	LAD <sub>9</sub>	C13	INT <sub>1</sub>	J2	BE <sub>2</sub>	N3	N.C.
A9	LAD <sub>7</sub>	C14	IAC/INT <sub>0</sub>	J3	V <sub>SS</sub>	N4	N.C.
A10	LAD <sub>5</sub>	D1	ALE	J12	N.C.	N5	N.C.
A11	LAD <sub>4</sub>	D2	ADS	J13	N.C.	N6	N.C.
A12	LAD <sub>1</sub>	D3	HLDA	J14	N.C.	N7	N.C.
A13	INT <sub>2</sub> /INTR	D12	V <sub>CC</sub>	K1	BE <sub>3</sub>	N8	N.C.
A14	V <sub>CC</sub>	D13	N.C.	K2	FAILURE	N9	N.C.
B1	LAD <sub>23</sub>	D14	N.C.	K3	V <sub>SS</sub>	N10	N.C.
B2	LAD <sub>24</sub>	E1	LAD <sub>28</sub>	K12	V <sub>CC</sub>	N11	N.C.
В3	LAD <sub>22</sub>	E2	LAD <sub>26</sub>	K13	N.C.	N12	N.C.
B4	LAD <sub>21</sub>	E3	LAD <sub>27</sub>	K14	N.C.	N13	N.C.
B5	LAD <sub>18</sub>	E12	N.C.	L1	DEN	N14	N.C.
B6	LAD <sub>15</sub>	E13	V <sub>SS</sub>	L2	N.C.	P1	V <sub>CC</sub>
B7	LAD <sub>12</sub>	E14	N.C.	L3	V <sub>CC</sub>	P2	N.C.
B8	LAD <sub>10</sub>	F1	LAD <sub>29</sub>	L12	V <sub>SS</sub>	P3	N.C.
В9	LAD <sub>6</sub>	F2	LAD <sub>31</sub>	L13	N.C.	P4	N.C.
B10	LAD <sub>2</sub>	F3	CACHE	L14	N.C.	P5	N.C.
B11	CLK2	F12	N.C.	M1	N.C.	P6	N.C.
B12	LAD <sub>0</sub>	F13	N.C.	M2	V <sub>CC</sub>	P7	N.C.
B13	RESET	F14	N.C.	М3	V <sub>SS</sub>	P8	N.C.
B14	$V_{SS}$	G1	LAD <sub>30</sub>	M4	V <sub>SS</sub>	P9	N.C.
C1	HOLD	G2	READY	M5	V <sub>CC</sub>	P10	N.C.
C2	LAD <sub>25</sub>	G3	BE <sub>1</sub>	M6	N.C.	P11	N.C.
C3	BADAC	G12	N.C.	M7	N.C.	P12	N.C.
C4	V <sub>CC</sub>	G13	N.C.	M8	N.C.	P13	V <sub>SS</sub>
C5	V <sub>SS</sub>	G14	N.C.	M9	N.C.	P14	V <sub>CC</sub>



Table 11. 80960KB PGA Pinout — In Signal Order

Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
ADS	D2	LAD <sub>15</sub>	B6	N.C.	J14	N.C.	P9
ALE	D1	LAD <sub>15</sub>	A5	N.C.	K13	N.C.	P10
BADAC				N.C.		N.C.	
	C3	LAD <sub>17</sub>	A4		K14		P11
BE <sub>0</sub>	H2	LAD <sub>18</sub>	B5	N.C.	L13	N.C.	P12
BE <sub>1</sub>	G3	LAD <sub>19</sub>	A3	N.C.	L14	N.C.	L2
BE <sub>2</sub>	J2	LAD <sub>20</sub>	C6	N.C.	M1	READY	G2
BE <sub>3</sub>	K1	LAD <sub>21</sub>	B4	N.C.	M6	RESET	B13
CACHE	F3	LAD <sub>22</sub>	B3	N.C.	M7	V <sub>CC</sub>	A1
CLK2	B11	LAD <sub>23</sub>	B1	N.C.	M8	V <sub>CC</sub>	A14
DEN	L1	LAD <sub>24</sub>	B2	N.C.	M9	V <sub>CC</sub>	C4
DT/R	J1	LAD <sub>25</sub>	C2	N.C.	M12	V <sub>CC</sub>	C10
FAILURE	K2	LAD <sub>26</sub>	E2	N.C.	M13	V <sub>CC</sub>	D12
HLDA	D3	LAD <sub>27</sub>	E3	N.C.	M14	V <sub>CC</sub>	K12
HOLD	C1	LAD <sub>28</sub>	E1	N.C.	N2	V <sub>CC</sub>	L3
IAC/INT <sub>0</sub>	C14	LAD <sub>29</sub>	F1	N.C.	N3	V <sub>CC</sub>	M2
INT <sub>1</sub>	C13	LAD <sub>30</sub>	G1	N.C.	N4	V <sub>CC</sub>	M5
INT <sub>2</sub> /INTR	A13	LAD <sub>31</sub>	F2	N.C.	N5	V <sub>CC</sub>	M11
INT₃/INTA	C12	LOCK	Н3	N.C.	N6	V <sub>CC</sub>	P1
LAD <sub>0</sub>	B12	N.C.	D13	N.C.	N7	V <sub>CC</sub>	P14
LAD <sub>1</sub>	A12	N.C.	D14	N.C.	N8	V <sub>SS</sub>	A2
LAD <sub>2</sub>	B10	N.C.	E12	N.C.	N9	V <sub>SS</sub>	B14
LAD <sub>3</sub>	C9	N.C.	E14	N.C.	N10	V <sub>SS</sub>	C5
LAD <sub>4</sub>	A11	N.C.	F12	N.C.	N11	V <sub>SS</sub>	C11
LAD <sub>5</sub>	A10	N.C.	F13	N.C.	N12	V <sub>SS</sub>	E11
LAD <sub>6</sub>	В9	N.C.	F14	N.C.	N13	V <sub>SS</sub>	J3
LAD <sub>7</sub>	A9	N.C.	G12	N.C.	N14	V <sub>SS</sub>	K3
LAD <sub>8</sub>	C8	N.C.	G13	N.C.	P2	V <sub>SS</sub>	L12
LAD <sub>9</sub>	A8	N.C.	G14	N.C.	P3	V <sub>SS</sub>	М3
LAD <sub>10</sub>	B8	N.C.	H12	N.C.	P4	V <sub>SS</sub>	M4
LAD <sub>11</sub>	A7	N.C.	H13	N.C.	P5	V <sub>SS</sub>	M10
LAD <sub>12</sub>	B7	N.C.	H14	N.C.	P6	V <sub>SS</sub>	N1
LAD <sub>13</sub>	C7	N.C.	J12	N.C.	P7	V <sub>SS</sub>	P13
LAD <sub>14</sub>	A6	N.C.	J13	N.C.	P8	W/R	H1



Table 12. 80960KB PQFP Pinout — In Pin Order

Pin	Signal	Pin	Pin Signal	Pin	Pin Signal	Pin	Pin Signal
1	HLDA	34	N.C.	67	V <sub>SS</sub>	100	LAD <sub>0</sub>
2	ALE	35	V <sub>CC</sub>	68	V <sub>SS</sub>	101	LAD <sub>1</sub>
3	LAD26	36	V <sub>CC</sub>	69	N.C.	102	LAD <sub>2</sub>
4	LAD27	37	N.C.	70	V <sub>CC</sub>	103	V <sub>SS</sub>
5	LAD28	38	N.C.	71	V <sub>CC</sub>	104	LAD <sub>3</sub>
6	LAD29	39	N.C.	72	N.C.	105	LAD <sub>4</sub>
7	LAD30	40	N.C.	73	V <sub>SS</sub>	106	LAD <sub>5</sub>
8	LAD31	41	V <sub>CC</sub>	74	V <sub>CC</sub>	107	LAD <sub>6</sub>
9	VSS	42	V <sub>SS</sub>	75	N.C.	108	LAD <sub>7</sub>
10	CACHE	43	N.C.	76	N.C.	109	LAD <sub>8</sub>
11	W/R	44	N.C.	77	N.C.	110	LAD <sub>9</sub>
12	READY	45	N.C.	78	N.C.	111	LAD <sub>10</sub>
13	DT/R	46	N.C.	79	V <sub>SS</sub>	112	LAD <sub>11</sub>
14	BE <sub>0</sub>	47	N.C.	80	V <sub>SS</sub>	113	LAD <sub>12</sub>
15	BE <sub>1</sub>	48	N.C.	81	N.C.	114	V <sub>SS</sub>
16	BE <sub>2</sub>	49	N.C.	82	V <sub>CC</sub>	115	LAD <sub>13</sub>
17	BE <sub>3</sub>	50	N.C.	83	V <sub>CC</sub>	116	LAD <sub>14</sub>
18	FAILURE	51	N.C.	84	V <sub>SS</sub>	117	LAD <sub>15</sub>
19	V <sub>SS</sub>	52	V <sub>SS</sub>	85	IAC/INT <sub>0</sub>	118	LAD <sub>16</sub>
20	LOCK	53	V <sub>SS</sub>	86	INT <sub>1</sub>	119	LAD <sub>17</sub>
21	DEN	54	N.C.	87	NT <sub>2</sub> /INTR	120	LAD <sub>18</sub>
22	$V_{SS}$	55	V <sub>CC</sub>	88	NT <sub>3</sub> /INTA	121	LAD <sub>19</sub>
23	$V_{SS}$	56	V <sub>CC</sub>	89	N.C.	122	LAD <sub>20</sub>
24	N.C.	57	V <sub>SS</sub>	90	V <sub>SS</sub>	123	LAD <sub>21</sub>
25	N.C.	58	N.C.	91	CLK2	124	LAD <sub>22</sub>
26	V <sub>SS</sub>	59	N.C.	92	V <sub>CC</sub>	125	V <sub>SS</sub>
27	V <sub>SS</sub>	60	N.C.	93	RESET	126	LAD <sub>23</sub>
28	N.C.	61	N.C.	94	N.C.	127	LAD <sub>24</sub>
29	V <sub>CC</sub>	62	N.C.	95	N.C.	128	LAD <sub>25</sub>
30	V <sub>CC</sub>	63	N.C.	96	N.C.	129	BADAC
31	N.C.	64	N.C.	97	N.C.	130	HOLD
32	$V_{SS}$	65	N.C.	98	N.C.	131	N.C.
33	$V_{SS}$	66	N.C.	99	V <sub>SS</sub>	132	ADS



Table 13. 80960KB PQFP Pinout — In Signal Order

ADS         132         LAD₁6         117         N.C.         49         V <sub>CC</sub> 41           ĀLĒ         2         LAD₁6         118         N.C.         50         V <sub>CC</sub> 55           BĀDĀC         129         LAD₁7         119         N.C.         51         V <sub>CC</sub> 56           BĒ0         14         LAD₁8         120         N.C.         54         V <sub>CC</sub> 70           BĒ1         15         LAD₁9         121         N.C.         58         V <sub>CC</sub> 71           BĒ2         16         LAD₂0         122         N.C.         59         V <sub>CC</sub> 74           BĒ3         17         LAD₂1         123         N.C.         60         V <sub>CC</sub> 82           CACHE         10         LAD₂2         124         N.C.         61         V <sub>CC</sub> 83           CLK2         91         LAD₂3         126         N.C.         62         V <sub>CC</sub> 92           DT/R         13         LAD₂3         128         N.C.         64         V <sub>SS</sub> 19           FAILURE         18         LAD₂6         3         N.C.         65	Signal	Pin	Signal	Pin	Signal	Pin	Signal	Pin
BADAC         129         LAD₁7         119         N.C.         51         V <sub>CC</sub> 56           BE₀         14         LAD₁8         120         N.C.         54         V <sub>CC</sub> 70           BE₁         15         LAD₁9         121         N.C.         58         V <sub>CC</sub> 71           BE₂         16         LAD₂0         122         N.C.         59         V <sub>CC</sub> 74           BE₃         17         LAD₂1         123         N.C.         60         V <sub>CC</sub> 82           CACHE         10         LAD₂2         124         N.C.         61         V <sub>CC</sub> 82           CLK2         91         LAD₂3         126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD₂3         126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD₂3         126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD₂3         126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD₂3         126         N.C.         62 <td< td=""><td>ADS</td><td>132</td><td>LAD<sub>15</sub></td><td>117</td><td>N.C.</td><td>49</td><td><math>V_{CC}</math></td><td>41</td></td<>	ADS	132	LAD <sub>15</sub>	117	N.C.	49	$V_{CC}$	41
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	ALE	2	LAD <sub>16</sub>	118	N.C.	50	V <sub>CC</sub>	55
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	BADAC	129	LAD <sub>17</sub>	119	N.C.	51	V <sub>CC</sub>	56
BE₂         16         LAD₂₀         122         N.C.         59         VCC         74           BE₃         17         LAD₂¹         123         N.C.         60         VCC         82           CACHE         10         LAD₂²         124         N.C.         61         VCC         83           CLK2         91         LAD₂³         126         N.C.         62         VCC         92           DEN         21         LAD₂⁴         127         N.C.         63         VSS         9           DT/R         13         LAD₂⁴         127         N.C.         64         VSS         19           FAILURE         18         LAD₂⁵         128         N.C.         64         VSS         19           FAILURE         18         LAD₂⁶         3         N.C.         65         VSS         22           HLDA         1         LAD₂⁶         3         N.C.         66         VSS         23           HOLD         130         LAD₂ø         6         N.C.         69         VSS         26           IAC/INT₀         85         LAD₂ø         6         N.C.         72         VSS	BE <sub>0</sub>	14	LAD <sub>18</sub>	120	N.C.	54		70
BE <sub>3</sub> 17         LAD <sub>21</sub> 123         N.C.         60         V <sub>CC</sub> 82           CACHE         10         LAD <sub>22</sub> 124         N.C.         61         V <sub>CC</sub> 83           CLK2         91         LAD <sub>23</sub> 126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD <sub>24</sub> 127         N.C.         63         V <sub>SS</sub> 9           DT/R         13         LAD <sub>25</sub> 128         N.C.         64         V <sub>SS</sub> 19           FAILURE         18         LAD <sub>26</sub> 3         N.C.         65         V <sub>SS</sub> 22           HLDA         1         LAD <sub>26</sub> 3         N.C.         66         V <sub>SS</sub> 23           HOLD         130         LAD <sub>28</sub> 5         N.C.         69         V <sub>SS</sub> 26           IAC/INT <sub>0</sub> 85         LAD <sub>29</sub> 6         N.C.         72         V <sub>SS</sub> 27           INT <sub>1</sub> 86         LAD <sub>29</sub> 6         N.C.         75         V <sub>SS</sub> 32           INT <sub>2</sub> /INTR         87         LAD <sub>31</sub> 8         N.C. <td>BE<sub>1</sub></td> <td>15</td> <td>LAD<sub>19</sub></td> <td>121</td> <td>N.C.</td> <td>58</td> <td>V<sub>CC</sub></td> <td>71</td>	BE <sub>1</sub>	15	LAD <sub>19</sub>	121	N.C.	58	V <sub>CC</sub>	71
BE <sub>3</sub> 17         LAD <sub>21</sub> 123         N.C.         60         V <sub>CC</sub> 82           CACHE         10         LAD <sub>22</sub> 124         N.C.         61         V <sub>CC</sub> 83           CLK2         91         LAD <sub>23</sub> 126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD <sub>24</sub> 127         N.C.         63         V <sub>SS</sub> 9           DT/R         13         LAD <sub>25</sub> 128         N.C.         64         V <sub>SS</sub> 19           FAILURE         18         LAD <sub>26</sub> 3         N.C.         65         V <sub>SS</sub> 22           HLDA         1         LAD <sub>26</sub> 3         N.C.         66         V <sub>SS</sub> 23           HOLD         130         LAD <sub>28</sub> 5         N.C.         69         V <sub>SS</sub> 26           IAC/INT <sub>0</sub> 85         LAD <sub>29</sub> 6         N.C.         72         V <sub>SS</sub> 27           INT <sub>1</sub> 86         LAD <sub>29</sub> 6         N.C.         75         V <sub>SS</sub> 32           INT <sub>2</sub> /INTR         87         LAD <sub>31</sub> 8         N.C. <td>BE<sub>2</sub></td> <td>16</td> <td>LAD<sub>20</sub></td> <td>122</td> <td>N.C.</td> <td>59</td> <td>V<sub>CC</sub></td> <td>74</td>	BE <sub>2</sub>	16	LAD <sub>20</sub>	122	N.C.	59	V <sub>CC</sub>	74
CACHE         10         LAD <sub>22</sub> 124         N.C.         61         V <sub>CC</sub> 83           CLK2         91         LAD <sub>23</sub> 126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD <sub>24</sub> 127         N.C.         63         V <sub>SS</sub> 9           DT/R         13         LAD <sub>25</sub> 128         N.C.         64         V <sub>SS</sub> 19           FAILURE         18         LAD <sub>26</sub> 3         N.C.         65         V <sub>SS</sub> 19           FAILURE         18         LAD <sub>26</sub> 3         N.C.         66         V <sub>SS</sub> 22           HLDA         1         LAD <sub>27</sub> 4         N.C.         66         V <sub>SS</sub> 23           HOLD         130         LAD <sub>28</sub> 5         N.C.         69         V <sub>SS</sub> 26           IAC/INT <sub>0</sub> 85         LAD <sub>29</sub> 6         N.C.         72         V <sub>SS</sub> 27           INT <sub>1</sub> 86         LAD <sub>29</sub> 6         N.C.         75         V <sub>SS</sub> 32           INT <sub>2</sub> /INTR         87         LAD <sub>31</sub> 8         N.C. <td>BE<sub>3</sub></td> <td>17</td> <td>LAD<sub>21</sub></td> <td>123</td> <td>N.C.</td> <td>60</td> <td></td> <td>82</td>	BE <sub>3</sub>	17	LAD <sub>21</sub>	123	N.C.	60		82
CLK2         91         LAD <sub>23</sub> 126         N.C.         62         V <sub>CC</sub> 92           DEN         21         LAD <sub>24</sub> 127         N.C.         63         V <sub>SS</sub> 9           DT/R         13         LAD <sub>25</sub> 128         N.C.         64         V <sub>SS</sub> 19           FAILURE         18         LAD <sub>26</sub> 3         N.C.         65         V <sub>SS</sub> 22           HLDA         1         LAD <sub>26</sub> 3         N.C.         66         V <sub>SS</sub> 23           HOLD         130         LAD <sub>28</sub> 5         N.C.         69         V <sub>SS</sub> 26           IAZ/INT0         85         LAD <sub>29</sub> 6         N.C.         72         V <sub>SS</sub> 27           INT1         86         LAD <sub>30</sub> 7         N.C.         75         V <sub>SS</sub> 32           INT2/INTR         87         LAD <sub>31</sub> 8         N.C.         76         V <sub>SS</sub> 33           INT3/INTA         88         LOCK         20         N.C.         77         V <sub>SS</sub> 42           LAD0         100         N.C.         24         N.C.	CACHE	10	LAD <sub>22</sub>	124	N.C.	61		83
DEN         21         LAD <sub>24</sub> 127         N.C.         63         V <sub>SS</sub> 9           DT/R         13         LAD <sub>25</sub> 128         N.C.         64         V <sub>SS</sub> 19           FAILURE         18         LAD <sub>26</sub> 3         N.C.         65         V <sub>SS</sub> 22           HLDA         1         LAD <sub>27</sub> 4         N.C.         66         V <sub>SS</sub> 23           HOLD         130         LAD <sub>28</sub> 5         N.C.         69         V <sub>SS</sub> 26           IAC/INT <sub>0</sub> 85         LAD <sub>29</sub> 6         N.C.         72         V <sub>SS</sub> 26           INT <sub>2</sub> /INTR         86         LAD <sub>30</sub> 7         N.C.         75         V <sub>SS</sub> 32           INT <sub>2</sub> /INTR         87         LAD <sub>31</sub> 8         N.C.         76         V <sub>SS</sub> 33           INT <sub>3</sub> /INTA         88         LOCK         20         N.C.         77         V <sub>SS</sub> 42           LAD <sub>0</sub> 100         N.C.         24         N.C.         78         V <sub>SS</sub> 52           LAD <sub>1</sub> 101         N.C.         25         N.C.	CLK2	91	LAD <sub>23</sub>	126	N.C.	62		92
FAILURE         18         LAD <sub>26</sub> 3         N.C.         65         V <sub>SS</sub> 22           HLDA         1         LAD <sub>27</sub> 4         N.C.         66         V <sub>SS</sub> 23           HOLD         130         LAD <sub>28</sub> 5         N.C.         69         V <sub>SS</sub> 26           IAC/INT <sub>0</sub> 85         LAD <sub>29</sub> 6         N.C.         72         V <sub>SS</sub> 27           INT <sub>1</sub> 86         LAD <sub>30</sub> 7         N.C.         75         V <sub>SS</sub> 32           INT <sub>2</sub> /INTR         87         LAD <sub>31</sub> 8         N.C.         76         V <sub>SS</sub> 33           INT <sub>3</sub> /INTA         88         LOCK         20         N.C.         77         V <sub>SS</sub> 42           LAD <sub>0</sub> 100         N.C.         24         N.C.         78         V <sub>SS</sub> 52           LAD <sub>1</sub> 101         N.C.         25         N.C.         81         V <sub>SS</sub> 53           LAD <sub>2</sub> 102         N.C.         28         N.C.         89         V <sub>SS</sub> 57           LAD <sub>3</sub> 104         N.C.         31         N.C.	DEN	21	LAD <sub>24</sub>	127	N.C.	63		9
HLDA	DT/R	13	LAD <sub>25</sub>	128	N.C.	64	V <sub>SS</sub>	19
HLDA	FAILURE	18	LAD <sub>26</sub>	3	N.C.	65	V <sub>SS</sub>	22
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	HLDA	1	LAD <sub>27</sub>	4	N.C.	66		23
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	HOLD	130	LAD <sub>28</sub>	5	N.C.	69	V <sub>SS</sub>	26
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	IAC/INT <sub>0</sub>	85	LAD <sub>29</sub>	6	N.C.	72	V <sub>SS</sub>	27
INT₃/INTA         88         LOCK         20         N.C.         77         V <sub>SS</sub> 42           LAD₀         100         N.C.         24         N.C.         78         V <sub>SS</sub> 52           LAD₁         101         N.C.         25         N.C.         81         V <sub>SS</sub> 53           LAD₂         102         N.C.         28         N.C.         89         V <sub>SS</sub> 57           LAD₃         104         N.C.         31         N.C.         94         V <sub>SS</sub> 67           LAD₃         104         N.C.         34         N.C.         95         V <sub>SS</sub> 67           LAD₃         106         N.C.         34         N.C.         95         V <sub>SS</sub> 68           LAD₅         106         N.C.         37         N.C.         96         V <sub>SS</sub> 73           LAD₆         107         N.C.         38         N.C.         97         V <sub>SS</sub> 79           LAD₆         107         N.C.         39         N.C.         98         V <sub>SS</sub> 80           LAD₆         109         N.C.         40         N.C.         131	INT <sub>1</sub>	86	LAD <sub>30</sub>	7	N.C.	75		32
INT₃/INTA         88         LOCK         20         N.C.         77         V <sub>SS</sub> 42           LAD₀         100         N.C.         24         N.C.         78         V <sub>SS</sub> 52           LAD₁         101         N.C.         25         N.C.         81         V <sub>SS</sub> 53           LAD₂         102         N.C.         28         N.C.         89         V <sub>SS</sub> 57           LAD₃         104         N.C.         31         N.C.         94         V <sub>SS</sub> 67           LAD₃         104         N.C.         34         N.C.         95         V <sub>SS</sub> 67           LAD₃         106         N.C.         34         N.C.         95         V <sub>SS</sub> 68           LAD₅         106         N.C.         37         N.C.         96         V <sub>SS</sub> 73           LAD₆         107         N.C.         38         N.C.         97         V <sub>SS</sub> 79           LAD₆         107         N.C.         39         N.C.         98         V <sub>SS</sub> 80           LAD₆         109         N.C.         40         N.C.         131	INT <sub>2</sub> /INTR	87	LAD <sub>31</sub>	8	N.C.	76	V <sub>SS</sub>	33
LAD <sub>0</sub> 100         N.C.         24         N.C.         78         V <sub>SS</sub> 52           LAD <sub>1</sub> 101         N.C.         25         N.C.         81         V <sub>SS</sub> 53           LAD <sub>2</sub> 102         N.C.         28         N.C.         89         V <sub>SS</sub> 57           LAD <sub>3</sub> 104         N.C.         31         N.C.         94         V <sub>SS</sub> 67           LAD <sub>4</sub> 105         N.C.         34         N.C.         95         V <sub>SS</sub> 68           LAD <sub>5</sub> 106         N.C.         37         N.C.         96         V <sub>SS</sub> 73           LAD <sub>6</sub> 107         N.C.         38         N.C.         97         V <sub>SS</sub> 79           LAD <sub>7</sub> 108         N.C.         39         N.C.         98         V <sub>SS</sub> 80           LAD <sub>8</sub> 109         N.C.         40         N.C.         131         V <sub>SS</sub> 90           LAD <sub>10</sub> 111         N.C.         44         RESET         93         V <sub>SS</sub> 103           LAD <sub>11</sub> 112         N.C.         45         V <sub>CC</sub> <t< td=""><td>INT<sub>3</sub>/INTA</td><td>88</td><td>LOCK</td><td>20</td><td>N.C.</td><td>77</td><td>V<sub>SS</sub></td><td>42</td></t<>	INT <sub>3</sub> /INTA	88	LOCK	20	N.C.	77	V <sub>SS</sub>	42
LAD2         102         N.C.         28         N.C.         89         V <sub>SS</sub> 57           LAD3         104         N.C.         31         N.C.         94         V <sub>SS</sub> 67           LAD4         105         N.C.         34         N.C.         95         V <sub>SS</sub> 68           LAD5         106         N.C.         37         N.C.         96         V <sub>SS</sub> 73           LAD6         107         N.C.         38         N.C.         97         V <sub>SS</sub> 79           LAD7         108         N.C.         39         N.C.         98         V <sub>SS</sub> 80           LAD8         109         N.C.         40         N.C.         131         V <sub>SS</sub> 84           LAD9         110         N.C.         43         READY         12         V <sub>SS</sub> 99           LAD10         111         N.C.         44         RESET         93         V <sub>SS</sub> 103           LAD11         112         N.C.         45         V <sub>CC</sub> 29         V <sub>SS</sub> 103	LAD <sub>0</sub>	100	N.C.	24	N.C.	78		52
LAD3       104       N.C.       31       N.C.       94       V <sub>SS</sub> 67         LAD4       105       N.C.       34       N.C.       95       V <sub>SS</sub> 68         LAD5       106       N.C.       37       N.C.       96       V <sub>SS</sub> 73         LAD6       107       N.C.       38       N.C.       97       V <sub>SS</sub> 79         LAD7       108       N.C.       39       N.C.       98       V <sub>SS</sub> 80         LAD8       109       N.C.       40       N.C.       131       V <sub>SS</sub> 84         LAD9       110       N.C.       43       READY       12       V <sub>SS</sub> 90         LAD10       111       N.C.       44       RESET       93       V <sub>SS</sub> 99         LAD11       112       N.C.       45       V <sub>CC</sub> 29       V <sub>SS</sub> 103	LAD <sub>1</sub>	101	N.C.	25	N.C.	81	V <sub>SS</sub>	53
LAD <sub>4</sub> 105       N.C.       34       N.C.       95       V <sub>SS</sub> 68         LAD <sub>5</sub> 106       N.C.       37       N.C.       96       V <sub>SS</sub> 73         LAD <sub>6</sub> 107       N.C.       38       N.C.       97       V <sub>SS</sub> 79         LAD <sub>7</sub> 108       N.C.       39       N.C.       98       V <sub>SS</sub> 80         LAD <sub>8</sub> 109       N.C.       40       N.C.       131       V <sub>SS</sub> 84         LAD <sub>9</sub> 110       N.C.       43       READY       12       V <sub>SS</sub> 90         LAD <sub>10</sub> 111       N.C.       44       RESET       93       V <sub>SS</sub> 99         LAD <sub>11</sub> 112       N.C.       45       V <sub>CC</sub> 29       V <sub>SS</sub> 103	LAD <sub>2</sub>	102	N.C.	28	N.C.	89	V <sub>SS</sub>	57
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LAD <sub>3</sub>	104	N.C.	31	N.C.	94	V <sub>SS</sub>	67
LAD <sub>6</sub> 107       N.C.       38       N.C.       97       V <sub>SS</sub> 79         LAD <sub>7</sub> 108       N.C.       39       N.C.       98       V <sub>SS</sub> 80         LAD <sub>8</sub> 109       N.C.       40       N.C.       131       V <sub>SS</sub> 84         LAD <sub>9</sub> 110       N.C.       43       READY       12       V <sub>SS</sub> 90         LAD <sub>10</sub> 111       N.C.       44       RESET       93       V <sub>SS</sub> 99         LAD <sub>11</sub> 112       N.C.       45       V <sub>CC</sub> 29       V <sub>SS</sub> 103	LAD <sub>4</sub>	105	N.C.	34	N.C.	95	V <sub>SS</sub>	68
LAD <sub>7</sub> 108         N.C.         39         N.C.         98         V <sub>SS</sub> 80           LAD <sub>8</sub> 109         N.C.         40         N.C.         131         V <sub>SS</sub> 84           LAD <sub>9</sub> 110         N.C.         43         READY         12         V <sub>SS</sub> 90           LAD <sub>10</sub> 111         N.C.         44         RESET         93         V <sub>SS</sub> 99           LAD <sub>11</sub> 112         N.C.         45         V <sub>CC</sub> 29         V <sub>SS</sub> 103	LAD <sub>5</sub>	106	N.C.	37	N.C.	96	V <sub>SS</sub>	73
LAD <sub>8</sub> 109       N.C.       40       N.C.       131       V <sub>SS</sub> 84         LAD <sub>9</sub> 110       N.C.       43       READY       12       V <sub>SS</sub> 90         LAD <sub>10</sub> 111       N.C.       44       RESET       93       V <sub>SS</sub> 99         LAD <sub>11</sub> 112       N.C.       45       V <sub>CC</sub> 29       V <sub>SS</sub> 103	LAD <sub>6</sub>	107	N.C.	38	N.C.	97	V <sub>SS</sub>	79
LAD9       110       N.C.       43       READY       12       V <sub>SS</sub> 90         LAD10       111       N.C.       44       RESET       93       V <sub>SS</sub> 99         LAD11       112       N.C.       45       V <sub>CC</sub> 29       V <sub>SS</sub> 103	LAD <sub>7</sub>	108	N.C.	39	N.C.	98	V <sub>SS</sub>	80
LAD <sub>10</sub> 111         N.C.         44         RESET         93         V <sub>SS</sub> 99           LAD <sub>11</sub> 112         N.C.         45         V <sub>CC</sub> 29         V <sub>SS</sub> 103	LAD <sub>8</sub>	109	N.C.	40	N.C.	131	V <sub>SS</sub>	84
LAD <sub>10</sub> 111         N.C.         44         RESET         93         V <sub>SS</sub> 99           LAD <sub>11</sub> 112         N.C.         45         V <sub>CC</sub> 29         V <sub>SS</sub> 103	LAD <sub>9</sub>	110	N.C.	43	READY	12	V <sub>SS</sub>	90
LAD <sub>11</sub> 112 N.C. 45 V <sub>CC</sub> 29 V <sub>SS</sub> 103	LAD <sub>10</sub>	111	N.C.	44	RESET	93		99
LAD40 113 N.C. 46 Voc. 30 Voc. 114	LAD <sub>11</sub>	112	N.C.	45	$V_{CC}$	29		103
27.5 <sub>12</sub> 110 11.0. 40 7.00 7.55 114	LAD <sub>12</sub>	113	N.C.	46	V <sub>CC</sub>	30	V <sub>SS</sub>	114
	LAD <sub>13</sub>	115	N.C.	47		35	V <sub>SS</sub>	125
LAD <sub>14</sub> 116 N.C. 48 V <sub>CC</sub> 36 W/R 11	LAD <sub>14</sub>	116	N.C.	48		36	W/R	11

80960KB



# 3.3 Package Thermal Specification

The 80960KB is specified for operation when case temperature is within the range 0°C to 85°C (PGA) or 0°C to 100°C (PQFP). Measure case temperature at the top center of the package. Ambient temperature can be calculated from:

- $T_J = T_C + P^*\theta_{jc}$
- $T_A = T_J + P^*\theta_{ja}$
- $T_C = T_A + P^*[\theta_{ia} \theta_{ic}]$

Values for  $\theta_{ja}$  and  $\theta_{jc}$  for various airflows are given in Table 12 for the PGA package and in Table 12 for the PQFP package. The PGA's  $\theta_{ja}$  can be reduced by adding a heatsink. For the PQFP, however, a heatsink is not generally used since the device is intended to be surface mounted.

Maximum allowable ambient temperature  $(T_A)$  permitted without exceeding  $T_C$  is shown by the graphs in Figures 23, 24, 25 and 26. The curves assume the maximum permitted supply current ( $I_{CC}$ ) at each speed,  $V_{CC}$  of +5.0 V and a  $T_{CASE}$  of +85°C (PGA) or +100°C (PQFP).

If the 80960KB is to be used in a harsh environment where the ambient temperature may exceed the limits for the normal commercial part, consider using an extended temperature device. These components are available at 16, 20 and 25 MHz in the ceramic PGA package. Extended operating temperature range is  $-40^{\circ}$  C to  $+125^{\circ}$ C (case).

Figure 26 shows the maximum allowable ambient temperature for the 20 MHz extended temperature TA80960KB at various airflows. The curve assumes an  $I_{CC}$  of 420 mA,  $V_{CC}$  of 5.0 V and a  $T_{CASE}$  of +125°C.

Table 14. 80960KB PGA Package Thermal Characteristics

	The	rmal Res	istance	— °C/Wa	att			
			Airflow -					
Parameter	0	50	100	200	400	600	800	
	<b>(0)</b>	(0.25)	(0.50)	(1.01)	(2.03)	(3.04)	(4.06)	
θ Junction-to-Case	2	2	2	2	2	2	2	
θ Case-to-Ambient (No Heatsink)	19	18	17	15	12	10	9	θ <sub>JA</sub> ∱
θ Case-to-Ambient (Omnidirectional Heatsink)	16	15	14	12	9	7	6	$\theta_{\text{J-PIN}}$ $\theta_{\text{JC}}$ $\theta_{\text{J-CAP}}$
θ Case-to-Ambient (Unidirectional Heat- sink)	15	14	13	11	8	6	5	
NOTES: 1. This table applies to 2. $\theta_{\rm JA} = \theta_{\rm JC} + \theta_{\rm CA}$ 3. $\theta_{\rm J-CAP} = 4^{\circ}{\rm C/W}$ (ap $\theta_{\rm J-PIN} = 4^{\circ}{\rm C/W}$ (out	prox.) er pins) (a	approx.)	gged into	socket or	soldered (	directly to	board.	




Table 15.	80960KB	<b>PQFP</b>	Package	Thermal	Characteristics
-----------	---------	-------------	---------	---------	-----------------

Thermal Resistance — °C/Watt									
	Airflow — ft./min (m/sec)								
Parameter	0	50	100	200	400	600	800		
	(0)	(0.25)	(0.50)	(1.01)	(2.03)	(3.04)	(4.06)		
θ Junction-to-Case	9	9	9	9	9	9	9		
θ Case-to-Ambient (No Heatsink)	22	19	18	16	11	9	8		

### NOTES:

- 1. This table applies to 80960KB PQFP soldered directly to board.
- 2.  $\theta_{JA} = \theta_{JC} + \theta_{CA}$
- 3.  $\theta_{JL} = 18^{\circ}\text{C/W} \text{ (approx.)}$   $\theta_{JB} = 18^{\circ}\text{C/W} \text{ (approx.)}$






Figure 22. HOLD Timing






Figure 23. 16 MHz Maximum Allowable Ambient Temperature




Figure 24. 20 MHz Maximum Allowable Ambient Temperature

31






Figure 25. 25 MHz Maximum Allowable Ambient Temperature




Figure 26. Maximum Allowable Ambient Temperature for the Extended Temperature TA-80960KB at 20 MHz in PGA Package



# 4.0 WAVEFORMS

Figures 27, 28, 29 and 30 show the waveforms for various transactions on the 80960KB's local bus.




Figure 27. Non-Burst Read and Write Transactions Without Wait States




Figure 28. Burst Read and Write Transaction Without Wait States






Figure 29. Burst Write Transaction with 2, 1, 1, 1 Wait States




Figure 30. Accesses Generated by Quad Word Read Bus Request, Misaligned Two Bytes from Quad Word Boundary (1, 0, 0, 0 Wait States)






Figure 31. Interrupt Acknowledge Transaction



# 5.0 REVISION HISTORY

## **Revision -008**

To address the fact that many of the package prefix variables have changed, all package prefix variables in this document are now indicated with an "x".

No revision history was maintained in earlier revisions of this data sheet. All errata that has been identified to date is incorporated into this revision. The sections significantly changed since the previous revision are:

previous revision are:							
Section	Last Rev.	Description					
Table 4. 80960KB Pin Description: L-Bus Signals (pg. 8)	-005	LOCK pin description rewritten for clarity.					
2.3. Connection Recommendations (pg. 11)	-005	Changed suggested open-drain termination networks to reflect more realistic operating conditions with reduction in DC power consumption.					
Figure 9. Typical Current vs. Frequency (Hot Temp) (pg. 13)	-005	Added figure for typical power supply current at hot temperature to aid thermal analysis.					
Figure 12. Test Load Circuit for Three-State Output Pins (pg. 14) Figure 13. Test Load Circuit for Open-Drain Output Pins (pg. 14)	-005	All outputs now specified with standard 50 pF test loads to agree with actual test methodology.					
2.7. DC Characteristics (pg. 15)	-005	ICC max specification reduced:					
		WAS:         IS:         AT:           375 mA         315 mA         16 MHz           420 mA         360 mA         20 MHz           480 mA         420 mA         25 MHz					
		Figures 7, 8, 9, 23, 24, 25 and 26 have also been changed accordingly.					
2.8. AC Specifications (pg. 16)	-005	25 MHz operation extended to product in PQFP package. $T_8$ min. improved at all frequencies from 0 ns to 2 ns and $T_8$ max. improved from 20 ns to 18 ns.					
		T <sub>8H</sub> max improvement:					
		WAS:         IS:         AT:           31ns         28ns         16 MHz           26ns         23ns         20 MHz           24ns         23ns         25 MHz					
Functional Waveforms	-005	Redrawn for clarity. CLK signal drawn with more likely phase relationship to CLK2. Open-drain output signals drawn to show correct inactive states.					
Various	-005	Deleted all references to 10 MHz. Intel no longer offers a 10 MHz 80960KB device.					
Table 4. 80960KB Pin Description: L-Bus Signals (pg. 8)	-006	DEN pin description omitted from revision -005.					
Figure 18, 80960KB PGA							
Pinout—View from Bottom (Pins Facing Up) (pg. 22)		Pin M13 was V <sub>CC</sub> , now shows as N.C.					