## Single 12-Bit 250Msps/ 210Msps/170Msps ADCs

## feATURES

- 68.5dB SNR
- 90dB SFDR
- Low Power: $347 \mathrm{~mW} / 333 \mathrm{~mW} / 306 \mathrm{~mW}$ Total
- Single 1.8 V Supply
- DDR LVDS Outputs
- Easy-to-Drive 1.5 Vppp $_{\text {p }}$ Input Range
- 1.25GHz Full Power Bandwidth S/H
- Optional Clock Duty Cycle Stabilizer
- Low Power Sleep and Nap Modes
- Serial SPI Port for Configuration
- Pin-Compatible 14-Bit Versions
- 40-Lead ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ ) QFN Package


## APPLICATIONS

- Communications
- Cellular Basestations
- Software Defined Radios
- Medical Imaging
- High Definition Video
- Testing and Measurement Instruments


## DESCRIPTIOn

The LTC ${ }^{\text {® }} 2152-12 /$ /TC2151-12/LTC2150-12 are a family of $250 \mathrm{Msps} / 210 \mathrm{Msps} / 170 \mathrm{Msps}$ 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 68.5 dB SNR and 90dB spurious free dynamic range (SFDR). The 1.25 GHz input bandwidth allows the ADC to undersample high inputfrequencies with good performance. The latency is only six clock cycles.

DC specs include $\pm 0.26 \mathrm{LSB}$ INL (typ), $\pm 0.16 \mathrm{LSB}$ DNL (typ) and no missing codes over temperature. The transition noise is 0.54 LSB $_{\text {RMs }}$.
The digital outputs are double-data rate (DDR) LVDS.
The ENC ${ }^{+}$and ENC- - inputs can be driven differentially with a sine wave, PECL, LVDS, TLL, orCMOS inputs. An optional clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.
$\overline{\boldsymbol{\mathcal { F }}, ~ L T, ~ L T C, ~ L T M, ~ L i n e a r ~ T e c h n o l o g y ~ a n d ~ t h e ~ L i n e a r ~ l o g o ~ a r e ~ r e g i s t e r e d ~ t r a d e m a r k s ~ o f ~ L i n e a r ~}$ Technology Corporation. All other trademarks are the property of their respective owners.

## TYPICAL APPLICATION



LTC2152-12: 32K Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=71 \mathrm{MHz}$ and 69 MHz , 250Msps


## ABSOLUTE MAXIMUM RATINGS <br> PIn CONFIGURATIOn

(Notes 1, 2)
Supply Voltage
$V_{D D}, O V_{D D}$. $\qquad$ -0.3 V to 2 V
Analog Input Voltage
AIN $^{+}$, AIN $^{-}$, PAR/SER,
SENSE (Note 3) $\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{DD}}+0.2 \mathrm{~V}\right)$
Digital Input Voltage
ENC ${ }^{+}$, ENC ${ }^{-}$(Note 3) $\qquad$ -0.3 V to $\left(\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$
CS, SDI, SCK (Note 4).......................... - 0.3 V to 3.9 V
SDO (Note 4)............................................ 0.3 V to 3.9 V
Digital Output Voltage ................ -0.3 V to $\left(0 \mathrm{~V}_{\mathrm{DD}}+0.3 \mathrm{~V}\right)$
Operating Temperature Range
LTC2152C, LTC2151C, LTC2150C $\qquad$ $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$
LTC2152I, LTC2151I, LTC2150I ............ $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
Storage Temperature Range $\qquad$ $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$

## ORDER INFORMATION

| LEAD FREE FINISH | TAPE AND REEL | PART MARKING* | PACKAGE DESCRIPTION | TEMPERATURE RANGE |
| :--- | :--- | :--- | :--- | :--- |
| LTC2152CUJ-12\#PBF | LTC2152CUJ-12\#TRPBF | LTC2152UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2152IUJ-12\#PBF | LTC2152IUJ-12\#TRPBF | LTC2152UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2151CUJ-12\#PBF | LTC2151CUJ-12\#TRPBF | LTC2151UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2151IUJ-12\#PBF | LTC2151IUJ-12\#TRPBF | LTC2151UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| LTC2150CUJ-12\#PBF | LTC2150CUJ-12\#TRPBF | LTC2150UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ |
| LTC2150IUJ-12\#PBF | LTC2150IUJ-12\#TRPBF | LTC2150UJ-12 | $40-$ Lead $(6 \mathrm{~mm} \times 6 \mathrm{~mm})$ Plastic QFN | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

Consult LTC Marketing for parts specified with wider operating temperature ranges. ${ }^{*}$ The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/

COПVERTER CHARACTERISTICS The • denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS |  | LTC2152-12 |  |  | LTC2151-12 |  |  | LTC2150-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| Resolution (No Missing Codes) |  | $\bullet$ | 12 |  |  | 12 |  |  | 12 |  |  | Bits |
| Integral Linearity Error | Differential Analog Input (Note 6) | $\bullet$ | -1.2 | $\pm 0.26$ | 1.2 | -1.2 | $\pm 0.30$ | 1.2 | -1.2 | $\pm 0.30$ | 1.2 | LSB |
| Differential Linearity Error | Differential Analog Input | $\bullet$ | -0.6 | $\pm 0.16$ | 0.6 | -0.6 | $\pm 0.16$ | 0.6 | -0.6 | $\pm 0.16$ | 0.6 | LSB |
| Offset Error | (Note 7) | $\bullet$ | -13 | $\pm 5$ | 13 | -13 | $\pm 5$ | 13 | -13 | $\pm 5$ | 13 | mV |
| Gain Error | External Reference | $\bullet$ | -4 | $\pm 1$ | 3 | -4 | $\pm 1$ | 3 | -4 | $\pm 1$ | 3 | \%FS |
| Offset Drift |  |  |  | $\pm 20$ |  |  | $\pm 20$ |  |  | $\pm 20$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| Full-Scale Drift | Internal Reference External Reference |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  |  | $\begin{aligned} & \pm 30 \\ & \pm 10 \end{aligned}$ |  | $\begin{aligned} & \hline \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ & \mathrm{ppm} /{ }^{\circ} \mathrm{C} \end{aligned}$ |
| Transition Noise |  |  |  | 0.54 |  |  | 0.54 |  |  | 0.54 |  | $\mathrm{LSB}_{\text {RMS }}$ |

A円fLOG InPUT The e denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {IN }}$ | Analog Input Range ( $\mathrm{A}_{\text {IN }}{ }^{+}-\mathrm{AlN}^{-}$) | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ | $\bullet$ |  | 1.5 |  | VP-P |
| $\underline{\mathrm{VIN}(\mathrm{CM})}$ | Analog Input Common Mode ( $\left.\mathrm{AIN}^{+}+\mathrm{A}_{\text {IN }}{ }^{-}\right) / 2$ | Differential Analog Input (Note 8) | $\bullet$ | $\mathrm{V}_{\mathrm{CM}}-20 \mathrm{mV}$ | $\mathrm{V}_{\text {CM }}$ | $\mathrm{V}_{\mathrm{CM}}+20 \mathrm{mV}$ | V |
| $V_{\text {SENSE }}$ | External Reference Mode | External Reference Mode | $\bullet$ | 1.200 | 1.250 | 1.300 | V |
| $\underline{I_{\text {IN }}}$ | Analog Input Leakage Current | $0<\mathrm{AIN}^{+}, \mathrm{AIN}^{-}<\mathrm{V}_{\text {DD }}$, No Encode | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $1{ }_{\text {IN2 }}$ | SENSE Input Leakage Current | 1.2 V < SENSE < 1.3V | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| 1 IN3 | PAR/ $\overline{\text { ER }}$ Input Leakage Current | $0<\mathrm{PAR} / \overline{\mathrm{SER}}<\mathrm{V}_{\mathrm{DD}}$ | $\bullet$ | -1 |  | 1 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {AP }}$ | Sample-and-Hold Acquisition Delay Time |  |  |  | 1 |  | ns |
| $\mathrm{t}_{\text {JITER }}$ | Sample-and-Hold Acquisition Delay Jitter |  |  |  | 0.15 |  | PS ${ }_{\text {RMS }}$ |
| CMRR | Analog Input Common Mode Rejection Ratio |  |  |  | 75 |  | dB |
| BW-3B | Full-Power Bandwidth |  |  |  | 1250 |  | MHz |

## DYПAMIC ACCURACY The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. $\mathrm{A}_{I N}=-1 \mathrm{dBFS}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2152-12 |  |  | LTC2151-12 |  |  | LTC2150-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| SNR | Signal-to-Noise Ratio | 15MHz Input 70MHz Input 140MHz Input | $\bullet$ | 67.1 | $\begin{aligned} & \hline 68.5 \\ & 68.4 \\ & 68.0 \end{aligned}$ |  | 67.1 | $\begin{aligned} & \hline 68.5 \\ & 68.3 \\ & 67.9 \end{aligned}$ |  | 67.3 | $\begin{aligned} & \hline 68.5 \\ & 68.3 \\ & 67.8 \end{aligned}$ |  | $\begin{aligned} & \text { dBFS } \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
| SFDR | Spurious Free Dynamic Range 2nd or 3rd Harmonic | 15MHz Input 70MHz Input 140MHz Input | $\bullet$ | 72 | $\begin{gathered} 90.6 \\ 88 \\ 80 \end{gathered}$ |  | 74 | $\begin{gathered} 90.1 \\ 89 \\ 81 \end{gathered}$ |  | 76 | $\begin{aligned} & 90 \\ & 88 \\ & 80 \end{aligned}$ |  | $\begin{aligned} & \text { dBFS } \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
|  | Spurious Free Dynamic Range 4th Harmonic or Higher | 15 MHz Input 70MHz Input 140MHz Input | $\bullet$ | 81 | $\begin{aligned} & 98 \\ & 95 \\ & 85 \end{aligned}$ |  | 82 | $\begin{aligned} & 98 \\ & 95 \\ & 85 \end{aligned}$ |  | 83 | $\begin{aligned} & 98 \\ & 95 \\ & 84 \end{aligned}$ |  | $\begin{aligned} & \text { dBFS } \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
| $\mathrm{S} /(\mathrm{N}+\mathrm{D})$ | Signal-to-Noise Plus Distortion Ratio | 15MHz Input 70MHz Input 140MHz Input | $\bullet$ | 66.5 | $\begin{aligned} & \hline 68.5 \\ & 68.4 \\ & 67.7 \end{aligned}$ |  | 66.6 | $\begin{aligned} & 68.4 \\ & 68.3 \\ & 67.7 \end{aligned}$ |  | 66.7 | $\begin{aligned} & 68.4 \\ & 68.3 \\ & 67.7 \end{aligned}$ |  | $\begin{aligned} & \mathrm{dBFS} \\ & \text { dBFS } \\ & \text { dBFS } \end{aligned}$ |
| Crosstalk | Crosstalk Between Channels | Up to 315MHz Input |  |  | -95 |  |  | -95 |  |  | -95 |  | dB |

## InTEROAL REFEREOCE CHARACTERISTICS <br> The denotes the specifications which apply over the

full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| PARAMETER | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {CM }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | $\begin{gathered} 0.439 \bullet \\ V_{D D}-18 \mathrm{mV} \end{gathered}$ | $\begin{aligned} & 0.439 \bullet \\ & V_{D D} \end{aligned}$ | $\begin{gathered} 0.439 \bullet \\ V_{D D}+18 \mathrm{mV} \end{gathered}$ | V |
| $\mathrm{V}_{\text {CM }}$ Output Temperature Drift |  |  | $\pm 37$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\text {CM }}$ Output Resistance | $-1 \mathrm{~mA}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 4 |  | $\Omega$ |
| $V_{\text {REF }}$ Output Voltage | $\mathrm{I}_{\text {OUT }}=0$ | 1.225 | 1.250 | 1.275 | V |
| $\mathrm{V}_{\text {REF }}$ Output Temperature Drift |  |  | $\pm 30$ |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| VREF Output Resistance | $-400 \mu \mathrm{~A}<\mathrm{I}_{\text {OUT }}<1 \mathrm{~mA}$ |  | 7 |  | $\Omega$ |
| $V_{\text {REF }}$ Line Regulation | $1.7 \mathrm{~V}<\mathrm{V}_{\mathrm{DD}}<1.9 \mathrm{~V}$ |  | 0.6 |  | $\mathrm{mV} / \mathrm{V}$ |

POUER REQUREME円TS The o denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2152-12 |  |  | LTC2151-12 |  |  | LTC2150-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $V_{D D}$ | Analog Supply Voltage | (Note 9) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| $\underline{O V}$ | Output Supply Voltage | LVDS Mode (Note 9) | $\bullet$ | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | 1.7 | 1.8 | 1.9 | V |
| $\underline{\text { IVD }}$ | Analog Supply Current |  | $\bullet$ |  | 166 | 185 |  | 158 | 175 |  | 145 | 159 | mA |
| IOVDD | Digital Supply Current | 1.75mA LVDS Mode 3.5mA LVDS Mode | $\bullet$ |  | $\begin{aligned} & 27 \\ & 45 \end{aligned}$ | $\begin{aligned} & 32 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & 27 \\ & 44 \end{aligned}$ | $\begin{aligned} & \hline 31 \\ & 50 \end{aligned}$ |  | $\begin{aligned} & \hline 25 \\ & 43 \end{aligned}$ | $\begin{aligned} & \hline 30 \\ & 48 \end{aligned}$ | mA mA |
| $\mathrm{P}_{\text {DISS }}$ | Power Dissipation | 1.75 mA LVDS Mode 3.5mA LVDS Mode | $\bullet$ |  | $\begin{aligned} & 347 \\ & 380 \end{aligned}$ | $\begin{aligned} & 391 \\ & 423 \end{aligned}$ |  | $\begin{aligned} & 333 \\ & 364 \end{aligned}$ | $\begin{aligned} & 371 \\ & 405 \end{aligned}$ |  | $\begin{aligned} & 306 \\ & 338 \end{aligned}$ | $\begin{aligned} & 340 \\ & 373 \end{aligned}$ | $\begin{aligned} & \mathrm{mW} \\ & \mathrm{~mW} \end{aligned}$ |
| $\mathrm{P}_{\text {NAP }}$ | Nap Mode Power | Clocked at $\mathrm{f}_{\mathrm{S}(\mathrm{MAX})}$ |  |  | 105 |  |  | 99 |  |  | 93 |  | mW |
| $\mathrm{P}_{\text {SLEEP }}$ | Sleep Mode Power | Clocked at $\mathrm{f}_{\mathrm{S} \text { (MAX) }}$ |  |  | <2 |  |  | <2 |  |  | <2 |  | mW |

PICITAL IRPJTS AMP OUTPUTS The o denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ENCODE INPUTS (ENC+, ENC-) |  |  |  |  |  |  |  |
| VID | Differential Input Voltage | (Note 8) | $\bullet$ | 0.2 | 1 | 1.9 | V |
| VICM | Common Mode Input Voltage | Internally Set Externally Set (Note 8) | $\bullet$ | 1.1 | 1.2 | 1.5 | V |
| VIN | Input Voltage Range | ENC ${ }^{+}$, ENC ${ }^{-}$to GND | $\bullet$ | 0.2 |  | 1.9 | V |
| $\mathrm{R}_{\text {IN }}$ | Input Resistance | (See Figure 2) |  |  | 10 |  | k $\Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 8) |  |  | 2 |  | pF |

## DIGITAL INPUTS ( $\overline{C S}$, SDI, SCK)

| $V_{I H}$ | High Level Input Voltage | $V_{D D}=1.8 \mathrm{~V}$ | $\bullet$ | 1.3 | V |
| :--- | :--- | :--- | :--- | :--- | :---: |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low Level Input Voltage | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}$ | $\bullet$ |  | V |
| $\mathrm{I}_{\mathrm{N}}$ | Input Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ to 1.8 V | $\bullet$ | -10 | 10 |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | (Note 8) |  | $\mu \mathrm{A}$ |  |

## SDO OUTPUT (Open-Drain Output. Requires 2k Pull-Up Resistor if SDO Is Used)

| $\mathrm{R}_{\text {OL }}$ | Logic Low Output Resistance to GND | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V}, \mathrm{SDO}=0 \mathrm{~V}$ |  | 200 |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{I}_{\text {OH }}$ | Logic High Output Leakage Current | SDO $=0 \mathrm{~V}$ to 3.6 V | $\bullet$ | -10 |
| COUT | Output Capacitance | (Note 8) |  | $\mu \mathrm{A}$ |

DIGITAL INPUTS AחD OUTPUTS The e denotes the speciifations which apply over the tull operating
temperature range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DIGITAL DATA OUTPUTS |  |  |  |  |  |  |  |
| $V_{\text {OD }}$ | Differential Output Voltage | $100 \Omega$ Differential Load, 3.5mA Mode $100 \Omega$ Differential Load, 1.75 mA Mode | $\bullet$ | $\begin{aligned} & 247 \\ & 125 \end{aligned}$ | $\begin{aligned} & 350 \\ & 175 \end{aligned}$ | $\begin{aligned} & \hline 454 \\ & 250 \end{aligned}$ | mV mV |
| $\mathrm{V}_{\text {OS }}$ | Common Mode Output Voltage | $100 \Omega$ Differential Load, 3.5mA Mode $100 \Omega$ Differential Load, 1.75 mA Mode | $\bullet$ | $\begin{aligned} & \hline 1.125 \\ & 1.125 \\ & \hline \end{aligned}$ | $\begin{aligned} & 1.250 \\ & 1.250 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 1.375 \\ & 1.375 \\ & \hline \end{aligned}$ | V |
| $\underline{\mathrm{R}_{\text {TERM }}}$ | On-Chip Termination Resistance | Termination Enabled, OV ${ }_{\text {DD }}=1.8 \mathrm{~V}$ |  |  | 100 |  | $\Omega$ |

## TIMING CHARACTERISTICS <br> The - denotes the specifications which apply over the full operating temperature

range, otherwise specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$. (Note 5)

| SYMBOL | PARAMETER | CONDITIONS |  | LTC2152-12 |  |  | LTC2151-12 |  |  | LTC2150-12 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX |  |
| $\mathrm{f}_{\text {S }}$ | Sampling Frequency | (Note 9) | $\bullet$ | 10 |  | 250 | 10 |  | 210 | 10 |  | 170 | MHz |
| $t_{L}$ | ENC Low Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On | $\bullet$ | $\begin{aligned} & 1.9 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{gathered} 2.26 \\ 1.5 \end{gathered}$ | $\begin{aligned} & 2.38 \\ & 2.38 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{gathered} 2.79 \\ 1.5 \end{gathered}$ | $\begin{aligned} & 2.94 \\ & 2.94 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{H}}$ | ENC High Time (Note 8) | Duty Cycle Stabilizer Off Duty Cycle Stabilizer On | $\bullet$ | $\begin{aligned} & 1.9 \\ & 1.5 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{gathered} 2.26 \\ 1.5 \end{gathered}$ | $\begin{aligned} & 2.38 \\ & 2.38 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | $\begin{gathered} 2.79 \\ 1.5 \end{gathered}$ | $\begin{aligned} & 2.94 \\ & 2.94 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \end{aligned}$ | ns |


| DIGITAL DATA OUTPUTS |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SYMBOL | PARAMETER | CONDITIONS |  | LTC215X-12 |  |  | UNITS |
|  |  |  |  | MIN | TYP | MAX |  |
| $t_{D}$ | ENC to Data Delay | $C_{L}=5 \mathrm{pF}$ | $\bullet$ | 1.7 | 2 | 2.3 | ns |
| $\mathrm{t}_{\mathrm{C}}$ | ENC to CLKOUT Delay | $C_{L}=5 \mathrm{pF}$ | $\bullet$ | 1.3 | 1.6 | 2 | ns |
| $\mathrm{t}_{\text {SKEW }}$ | DATA to CLKOUT Skew | $\mathrm{t}_{\mathrm{D}}-\mathrm{t}_{\mathrm{C}}$ | $\bullet$ | 0.3 | 0.4 | 0.55 | ns |
|  | Pipeline Latency |  |  | 6 |  | 6 | Cycles |
| SPI Port Timing (Note 8) |  |  |  |  |  |  |  |
| $\mathrm{t}_{\text {SCK }}$ | SCK Period | Write Mode, $\mathrm{C}_{\text {SDO }}=20 \mathrm{pF}$ <br> Readback Mode RPULLUP $=2 k, C_{S D O}=20 \mathrm{pF}$ |  | $\begin{gathered} 40 \\ 250 \end{gathered}$ |  |  | ns |
| ts | $\overline{\overline{C S}}$ to SCK Set-Up Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | SCK to $\overline{\text { CS }}$ Hold Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\text {DS }}$ | SDI Set-Up Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\text {DH }}$ | SDI Hold Time |  | $\bullet$ | 5 |  |  | ns |
| $\mathrm{t}_{\mathrm{DO}}$ | SCK Falling to SDO Valid | Readback Mode RPULLUP $=2 \mathrm{k}, \mathrm{C}_{\text {SDO }}=20 \mathrm{pF}$ | $\bullet$ |  |  | 125 | ns |

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.
Note 2: All voltage values are with respect to GND with GND and OGND shorted (unless otherwise noted).
Note 3: When these pin voltages are taken below GND or above $V_{D D}$, they will be clamped by internal diodes. This product can handle input currents of greater than 100 mA below $G N D$ or above $V_{D D}$ without latchup.
Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above $V_{D D}$ they will not be clamped by internal diodes. This product can handle input currents of greater than 100 mA below GND without latchup.

Note 5: $V_{D D}=0 V_{D D}=1.8 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=250 \mathrm{MHz}($ LTC2152 $)$, 210MHz (LTC2151), or 170MHz (LTC2150), LVDS outputs, differential $\mathrm{ENC}^{+} /$ENC $^{-}=2 \mathrm{~V}_{\text {P-p }}$ sine wave, input range $=1.5 \mathrm{~V}_{\mathrm{P}-\mathrm{p}}$ with differential drive, unless otherwise noted.
Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.
Note 7: Offset error is the offset voltage measured from - 0.5 LSB when the output code flickers between 000000000000 and 111111111111 in 2's complement output mode.
Note 8: Guaranteed by design, not subject to test.
Note 9: Recommended operating conditions.

## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2152-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{IN}}=229 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: Differential Nonlinearity (DNL)


LTC2152-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=122 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=380 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=15 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=171 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{IN}}=420 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


## TYPICAL PERFORMANCE CHARACTERISTICS



215210 G10

LTC2152-12: Shorted Input
Histogram


LTC2152-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 1.5 \mathrm{~V}$ Range, 250Msps


LTC2152-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=907 \mathrm{MHz},-1 \mathrm{dBFS}, 250 \mathrm{Msps}$


LTC2152-12: I IovDD vs Sample Rate, 15MHz Sine Wave Input, -1dBFS


21521012 G14
LTC2152-12: SNR vs Input Level, $\mathrm{f}_{\mathrm{I}}=70 \mathrm{MHz}, 1.5 \mathrm{~V}$ Range, 250Msps


LTC2152-12: 32K Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=71 \mathrm{MHz}$ and $69 \mathrm{MHz}, 250 \mathrm{Msps}$


21521012 G12

LTC2152-12: I IVDD vs Sample Rate, 15MHz Sine Wave Input, -1dBFS


LTC2152-12: SFDR vs Input
Frequency, -1dBFS, 1.5V Range, 250Msps


## TYPICAL PERFORMANCE CHARACTERISTICS

LTC2152-12: SNR vs Input Frequency, -1dBFS, 1.5V Range,

250Msps


21521012 G19

LTC2152-12: Frequency Response


LTC2151-12: Differential Nonlinearity
DNL


LTC2151-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=101 \mathrm{MHz},-1 \mathrm{dBFS}, 210 \mathrm{Msps}$


LTC2151-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=15 \mathrm{MHz},-1 \mathrm{dBFS}, 210 \mathrm{Msps}$


LTC2151-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{N}}=171 \mathrm{MHz},-1 \mathrm{dBFS}, 210 \mathrm{Msps}$


## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2151-12: 32K Point FFT,


21521012 G30
LTC2151-12: Shorted Input Histogram


LTC2151-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=379 \mathrm{MHz},-1 \mathrm{dBFS}, 210 \mathrm{Msps}$


LTC2151-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=907 \mathrm{MHz},-1 \mathrm{dBFS}, 210 \mathrm{Msps}$


LTC2151-12: I IovDd vs Sample Rate, 15MHz Sine Wave Input, -1dBFS


LTC2151-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=417 \mathrm{MHz},-1 \mathrm{dBFS}, 210 \mathrm{Msps}$


LTC2151-12: 32K Point 2-Tone FFT, $\mathrm{f}_{\mathrm{N}}=71 \mathrm{MHz}$ and 69 MHz , 210Msps


LTC2151-12: IvdD vs Sample Rate, 15MHz Sine Wave Input, -1dBFS


21521012 G34
21521012 G35

## TYPICAL PERFORMANCE CHARACTERISTICS



21521012 G36

LTC2151-12: SNR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 1.5 \mathrm{~V}$ Range, 210Msps


LTC2151-12: SFDR vs Input Level, -1dBFS, 1.5V Range, 210Msps


LTC2151-12: SNR vs Input Level, -1dBFS, 1.5V Range, 210Msps



LTC2150-12: Differential Nonlinearity DNL


LTC2150-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{IN}}=15 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2150-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=225 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


21521012 G47
LTC2150-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{IN}}=567 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


LTC2150-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=121 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


LTC2150-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=380 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


LTC2150-12: 32K Point FFT,
$\mathrm{f}_{\mathrm{IN}}=907 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


LTC2150-12: 32K Point FFT, $f_{\mathrm{IN}}=176 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


21521012 G46
LTC2150-12: 32K Point FFT, $\mathrm{f}_{\mathrm{IN}}=420 \mathrm{MHz},-1 \mathrm{dBFS}, 170 \mathrm{Msps}$


LTC2150-12: 32K Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=71 \mathrm{MHz}$ and 69 MHz , 170Msps


## TYPICAL PERFORMANCE CHARACTERISTICS



LTC2150-12: SFDR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 1.5 \mathrm{~V}$ Range, 170Msps


LTC2150-12: IovDD vs Sample Rate, 15MHz Sine Wave Input, -1dBFS


LTC2150-12: SNR vs Input Level, $\mathrm{f}_{\mathrm{IN}}=70 \mathrm{MHz}, 1.5 \mathrm{~V}$ Range, 170 Msps


LTC2150-12: IvdD vs Sample Rate, 15MHz Sine Wave Input, -1dBFS


LTC2150-12: SFDR vs Input Frequency, -1dBFS, 1.5V Range, 170Msps


LTC2150-12: SNR vs Input
Frequency, -1dBFS, 1.5V Range,

170Msps


21521012 G59

LTC2150-12: Frequency Response


21521012660

## PIn functions

$V_{D D}$ (Pins 1, 2): 1.8V Analog Power Supply. Bypass to ground with $0.1 \mu \mathrm{~F}$ ceramic capacitor. Pins 1, 2 can share a bypass capacitor.

GND (Pins 3, 6, 10, 13, 35, Exposed Pad Pin 41): ADC Power Ground. The exposed pad must be soldered to the PCB ground.
$\mathrm{A}_{\mathrm{IN}}{ }^{+}$(Pin 4): Positive Differential Analog Input.
$\mathrm{A}_{\mathbf{I N}}{ }^{-}$(Pin 5): Negative Differential Analog Input.
SENSE (Pin 7): Reference Programming Pin. Connecting SENSE to $V_{D D}$ selects the internal reference and $a \pm 0.75 \mathrm{~V}$ input range. An external reference between 1.2 V and 1.3 V applied to SENSE selects an input range of $\pm 0.6 \bullet V_{\text {SENSE }}$.
$\mathbf{V}_{\text {REF }}$ (Pin 8): Reference Voltage Output. Bypass to ground with a $2.2 \mu \mathrm{~F}$ ceramic capacitor. Nominally 1.25 V .
$\mathrm{V}_{\text {CM }}(\operatorname{Pin} 9)$ : Common Mode Bias Output; nominally equal to $0.439 \cdot V_{D D} . V_{C M}$ should be used to bias the common mode of the analog inputs. Bypass to ground with a $0.1 \mu \mathrm{~F}$ ceramic capacitor.
ENC ${ }^{+}$(Pin 11): Encode Input. Conversion starts on the rising edge.
ENC- (Pin 12): Encode Complement Input. Conversion starts on the falling edge.
NC (Pins 16, 17): No Connection.
OV ${ }_{\text {DD }}$ (Pins 20, 30): 1.8V Output Driver Supply. Bypass each pin to ground with separate $0.1 \mu \mathrm{~F}$ ceramic capacitors.

OGND (Pin 21): LVDS Driver Ground.

SDO (Pin 36): In serial programming mode, (PAR/ $\overline{\text { SER }}=$ 0 V ), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an opendrain N-channel MOSFET output that requires an external 2 k pull-up resistor from 1.8 V to 3.3 V . If readback from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected.

SDI (Pin 37): In serial programming mode, (PAR/ $\overline{\text { SER }}$ $=0 \mathrm{~V}$ ), SDI is the serial interface data input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In parallel programming mode (PAR/ $\overline{\mathrm{SER}}=$ $V_{D D}$ ), SDI selects 3.5 mA or 1.75 mA LVDS output current (see Table 2).
SCK (Pin 38): In serial programming mode, (PAR/ $\overline{\mathrm{SER}}$ $=0 \mathrm{~V}$ ), SCK is the serial interface clock input. In parallel programming mode (PAR/SER = VDD), SCK controls the sleep mode (see Table 2).
$\overline{\mathrm{CS}}$ (Pin 39): In serial programming mode, (PAR/ $\overline{\mathrm{SER}}=$ 0 V ), $\overline{\mathrm{CS}}$ is the serial interface chip select input. When $\overline{\mathrm{CS}}$ is low, SCK is enabled for shifting data on SDI into the mode control registers. In parallel programming mode (PAR/ $\left.\overline{S E R}=V_{D D}\right), \overline{C S}$ controls the clock duty cycle stabilizer (see Table 2).
PAR/SER (Pin 40): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. $\overline{C S}$, SCK, SDI and SDO become a serial interface that control the A/D operating modes. Connect to $V_{D D}$ to enablethe parallel programming mode where $\overline{C S}$, SCK and SDI become parallel logic inputs that control a reduced set of the A/D operating modes. PAR/SER should be connected directly to ground or the $V_{D D}$ of the part and not be driven by a logic signal.

## PIn functions

## LVDS Outputs (DDR LVDS)

The following pins are differential LVDS outputs. The output current level is programmable. There is an optional internal $100 \Omega$ termination resistor between the pins of each LVDS output pair.
$\mathrm{D}_{01}{ }^{-} / \mathrm{D}_{01}{ }^{+}$to $\mathrm{D}_{10-11^{-} / \mathrm{D}_{10-11^{+}} \text {(Pins 18/19, 22/23, 24/25, }}^{\text {, }}$ 28/29, 31/32, 33/34): Double-Data Rate Digital Outputs. Two data bits are multiplexed onto each differential output pair. The even data bits (D0, D2, D4, D6, D8, D10) appear when CLKOUT ${ }^{+}$is low. The odd data bits (D1, D3, D5, D7, D9, D11) appear when CLKOUT+ is high.

CLKOUT-/CLKOUT ${ }^{+}$(Pins 26/27): Data Output Clock. The digital outputs normally transition at the same time as the falling and rising edges of CLKOUT+. The phase of $\mathrm{CLKOUT}^{+}$can also be delayed relative to the digital outputs by programming the mode control registers.
OF-/OF ${ }^{+}$(Pins 14/15): Over/Underflow Digital Output. $0 \mathrm{~F}^{+}$is high when an overflow or underflow has occurred. This underflow is valid only when CLKOUT+ is low. In the second half clock cycle, the overflow is set to 0 .

## functional Block piagram



Figure 1. Functional Block Diagram

## TImInG DIAGRAMS

Double-Data Rate Output Timing, All Outputs Are Differential LVDS


SPI Port Timing (Readback Mode)


SPI Port Timing (Write Mode)


## APPLICATIONS InFORMATION

## CONVERTER OPERATION

The LTC2152-12/LTC2151-12/LTC2150-12 are 12bit 250Msps/210Msps/170Msps A/D converters that are powered by a single 1.8 V supply. The analog inputs must be driven differentially. The encode inputs should be driven differentially for optimal performance. The digital outputs are double-data rate LVDS. Additional features can be chosen by programming the mode control registers through a serial SPI port.

## ANALOG INPUT

The analog input is a differential CMOS sample-and-hold circuit (Figure 2). It must be driven differentially around a common mode voltage set by the $\mathrm{V}_{\text {CM }}$ output pin, which is nominally $0.439 \cdot V_{D D}$. The inputs should swing from $\mathrm{V}_{\mathrm{CM}}-0.375 \mathrm{~V}$ to $\mathrm{V}_{\mathrm{CM}}+0.375 \mathrm{~V}$. There should be a $180^{\circ}$ phase difference between the inputs.


Figure 2. Equivalent Input Circuit for Differential Input Clock

## INPUT DRIVE CIRCUITS

## Input Filtering

If possible, there should be an RC lowpass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wide band noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

## Transformer-Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with the common mode supplied through a pair of resistors via the $\mathrm{V}_{\mathrm{CM}}$ pin.

At higher input frequencies a transmission line balun transformer (Figures 4 and 5) has better balance, resulting in lower A/D distortion.


Figure 3. Analog Input Circuit Using a Transformer.
Recommended for Input Frequencies from 5 MHz to 70 MHz


Figure 4. Recommended Front-End Circuit for Input Frequencies from 15MHz to 150MHz

## APPLICATIONS INFORMATION



Figure 5. Recommended Front-End Circuit for Input Frequencies from 150MHz Up to 900MHz


Figure 6. Front-End Circuit Using a High Speed Differential Amplifier


Figure 7. Reference Circuit

## Amplifier Circuits

Figure 6 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 3 and 5) should convert the signal to differential before driving the $A / D$. The $A / D$ cannot be driven single-ended.

## Reference

The LTC2152-12/LTC2151-12/LTC2150-12 has an internal 1.25 V voltage reference. For a 1.5 V input range with internal reference, connect SENSE to $\mathrm{V}_{\mathrm{DD}}$. For a 1.5 V input range with an external reference, apply a 1.25 V reference voltage to SENSE (Figure 7).

## Encode Input

The signal quality of the encode inputs strongly affects the $A / D$ noise performance. The encode inputs should be treated as analog signals-do not route them next to digital traces on the circuit board.
The encode inputs are internally biased to 1.2 V through 10k equivalent resistance (Figure 8). If the common mode of the driver is within 1.1 V to 1.5 V , it is possible to drive


Figure 8. Equivalent Encode Input Circuit

## APPLICATIONS InFORMATION

the encode inputs directly. Otherwise, a transformer or coupling capacitors are needed (Figures 9 and 10). The maximum (peak) voltage of the input signal should never exceed $\mathrm{V}_{\mathrm{DD}}+0.1 \mathrm{~V}$ or go below -0.1 V .

## Clock Duty Cycle Stabilizer

For good performance the encode signal should have a $50 \%( \pm 5 \%)$ duty cycle. If the optional clock duty cycle stabilizer circuit is enabled, the encode duty cycle can vary from 30\% to $70 \%$ and the duty cycle stabilizer will maintain a constant 50\% internal duty cycle. If the encode signal changes frequency or is turned off, the duty cycle stabilizer circuit requires one hundred clock cycles to lock onto the input clock. The duty cycle stabilizer is enabled via SPI Register A2 (see SPI Control Register) or by $\overline{\mathrm{CS}}$ in parallel programming mode.

For applications where the sample rate needs to be changed quickly, the clock duty cycle stabilizer can be disabled. If the duty cycle stabilizer is disabled, care should be taken to make the sampling clock have a $50 \%( \pm 5 \%)$ duty cycle.

## DIGITAL OUTPUTS

The digital outputs are double-data rate LVDS signals. Two data bits are multiplexed and output on each differential output pair. There are six LVDS output pairs (DO_1+/ D0_1- through D10_11-/D10_11+). Overflow ( $\mathrm{OF}^{+} / \mathrm{OF}^{-}$) and the data output clock (CLKOUT ${ }^{+} /$CLKOUT $^{-}$) each have an LVDS output pair.

By default the outputs are standard LVDS levels: 3.5 mA output current and a 1.25 V output common mode voltage.


Figure 9. Sinusoidal Encode Drive


Figure 10. PECL or LVDS Encode Drive

## APPLICATIONS INFORMATION

An external $100 \Omega$ differential termination resistor is required foreach LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by $O V_{D D}$ and $0 G N D$, which are isolated from the $A / D$ core power and ground.

## Programmable LVDS Output Current

The default output driver current is 3.5 mA . This current can be adjusted by serially programming mode control register A3 (see Table 3). Available current levels are $1.75 \mathrm{~mA}, 2.1 \mathrm{~mA}, 2.5 \mathrm{~mA}, 3 \mathrm{~mA}, 3.5 \mathrm{~mA}, 4 \mathrm{~mA}$ and 4.5 mA .

## Optional LVDS Driver Internal Termination

In most cases, using just an external $100 \Omega$ termination resistor will give excellent LVDS signal integrity. In addition, an optional internal $100 \Omega$ termination resistor can be enabled by serially programming mode control register A3. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing.

## Overflow Bit

The overflow output bit (OF) outputs a logic high when the analog input is either overranged or underranged. The overflow bit has the same pipeline latency as the data bits.

When CLKINV is set to 0 in the SPI register A2, OF signal is valid when CLKOUT+ is low as shown in the Timing Diagram.

## Phase Shifting the Output Clock

To allow adequate setup and hold time when latching the output data, the CLKOUT ${ }^{+}$signal may need to be phase shifted relative to the data output bits. MostFPGAs have this feature; this is generally the best place to adjust the timing.

Alternatively, the ADC can also phase shift the CLKOUT+/ CLKOUT- signals by serially programming mode control register A2. The output clock can be shifted by $0^{\circ}, 45^{\circ}$, $90^{\circ}$, or $135^{\circ}$. To use the phase shifting feature, the clock duty cycle stabilizer must be turned on. Another control register bit can invert the polarity of CLKOUT ${ }^{+}$and CLKOUT- ${ }^{-}$, independently of the phase shift. The combination of these two features enables phase shifts of $45^{\circ}$ up to $315^{\circ}$ (Figure 11).

LTC2152-12/

## APPLICATIONS INFORMATION



Figure 11. Phase-Shifting CLKOUT

## APPLICATIONS INFORMATION

## DATA FORMAT

Table 1 shows the relationship between the analog input voltage, the digital data output bits and the overflow bit. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A4.

Table 1. Output Codes vs Input Voltage

| A $_{1 N^{+}}-$A $_{\text {IN }}$ <br> $(1.5 \mathrm{R}$ <br> Range) $)$ | OF | D11-DO <br> (OFFSET BINARY) | D11-DO <br> (2's COMPLEMENT) |
| :--- | :---: | :---: | :---: |
| $>0.75 \mathrm{~V}$ | 1 | 111111111111 | 011111111111 |
| +0.75 V | 0 | 11111111111 | 011111111111 |
| +0.7496337 V | 0 | 111111111110 | 011111111110 |
| +0.0003662 V | 0 | 100000000001 | 000000000001 |
| +0.000000 V | 0 | 100000000000 | 000000000000 |
| -0.0003662 V | 0 | 01111111111 | 111111111111 |
| -0.0007324 V | 0 | 011111111110 | 111111111110 |
| -0.74963378 V | 0 | 000000000001 | 100000000001 |
| -0.75 V | 0 | 000000000000 | 100000000000 |
| $<-0.75 \mathrm{~V}$ | 1 | 000000000000 | 100000000000 |

## Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off-chip, these unwanted tones can be randomized, which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclu-sive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied-an exclusive-OR operation is applied between the LSB and all other bits. The LSB, OF and CLKOUT outputs are not affected. The output randomizer is enabled by serially programming mode control register A4.


Figure 12. Functional Equivalent of Digital Output Randomizer


Figure 13. Unrandomizing for Randomized Digital Output Signal

## APPLICATIONS InFORMATION

## Alternate Bit Polarity

Another feature that may reduce digital feedback on the circuit board is the alternate bit polarity mode. When this mode is enabled, all of the odd bits (D1, D3, D5, D7, D9, D11) are inverted before the output buffers. The even bits (D0, D2, D4, D6, D8, D10), OF and CLKOUT are not affected. This can reduce digital currents in the circuit board ground plane and reduce digital noise, particularly for very small analog input signals.
The digital output is decoded at the receiver by inverting the odd bits (D1, D3, D5, D7, D9, D11). The alternate bit polarity mode is independent of the digital output random-izer-either both or neither function can be on at the same time. The alternate bit polarity mode is enabled by serially programming mode control register A4.

## Digital Output Test Patterns

To allow in-circuit testing of the digital interface to the $A / D$, there are several test modes (activate by setting DTESTON) that force the A/D data outputs (OF, D11 to DO) to known values:

All 1s: All outputs are 1
All Os: All outputs are 0
Alternating: Outputs change from all 1 s to all Os on alternating samples
Checkerboard: Outputs change from 1010101010101 to 0101010101010 on alternating samples.
The digital output test patterns are enabled by serially programming mode control register A4. When enabled, the test patterns override all other formatting modes: 2's complement, randomizer, alternate-bit polarity.

## Output Disable

The digital outputs may be disabled by serially programming mode control register A3. All digital outputs, including OF and CLKOUT, are disabled. The high impedance disabled state is intended for long periods of inactivity, it is not designed for multiplexing the data bus between multiple converters.

## Sleep Mode

The A/D may be placed in a power-down mode to conserve power. In sleep mode, the entire A/D converter is powered down, resulting in < 2 mW power consumption. If the encode input signal is not disabled, the power consumption will be higher (up to 2 mW at 250 Msps ). Sleep mode is enabled by mode control register A1 (serial programming mode), or by SCK (parallel programming mode).
The amount of time required to recover from sleep mode depends on the size of the bypass capacitors on $\bigvee_{\text {REF }}$. For the suggested values in Figure 1, the $A / D$ will stabilize after $0.1 \mathrm{~ms}+2500 \bullet t_{p}$ where $t_{p}$ is the period of the sampling clock.

## Nap Mode

In nap mode the $A / D$ core is powered down while the internal reference circuits stay active, allowing faster wakeup. Recovering from nap mode requires at least 100 clock cycles. Wake-up time from nap mode is guaranteed only if the clock is kept running, otherwise sleep mode, wake-up time conditions apply. Nap mode is enabled by setting register A1 in the serial programming mode.

## DEVICE PROGRAMMING MODES

The operating modes of the LTC215X-12 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

## Parallel Programming Mode

To use the parallel programming mode, PAR/侲 should be tied to $V_{D D}$. The $\bar{C} \bar{S}$, SCK and SDI pins are binary logic inputs that set certain operating modes. These pins can be tied to $\mathrm{V}_{\mathrm{DD}}$ or ground, or driven by $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V CMOS logic. Table 2 shows the modes set by $\overline{\mathrm{CS}}$, SCK and SDI.

## APPLICATIONS INFORMATION

Table 2. Parallel Programming Mode Control Bits)

| PIN | DESCRIPTION |
| :--- | :--- |
| $\overline{\text { CS }}$ | Clock Duty Cycle Stabilizer Control Bit |
|  | $0=$ Clock Duty Cycle Stabilizer Off |
|  | $1=$ Clock Duty Cycle Stabilizer On |
| SCK | Power-Down Control Bit |
|  | $0=$ Normal Operation |
|  | $1=$ Sleep Mode (entire ADC is powered down) |
| SDI | LVDS Current Selection Bit |
|  | $0=3.5 \mathrm{~mA}$ LVDS Current Mode |
|  | $1=1.75 \mathrm{~mA}$ LVDS Current Mode |

## Serial Programming Mode

To use the serial programming mode, PAR/ $\overline{S E R}$ should be tied to ground. The $\overline{C S}$, SCK, SDI and SDO pins become a serial interface that program the $A / D$ control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.
Serial data transfer starts when $\overline{\mathrm{CS}}$ is taken low. The data on the SDI pin is latched at the first sixteen rising edges of SCK. Any SCK rising edges after the first sixteen are ignored. The data transfer ends when $\overline{\mathrm{CS}}$ is taken high again.
The first bit of the 16 -bit input word is the $R / \bar{W}$ bit. The next seven bits are the address of the register (A6:AO). The final eight bits are the register data (D7:D0).
If the $R / \bar{W}$ bit is low, the serial data ( $D 7: D 0$ ) will be written to the register set by the address bits (A6:AO). If the $R / \bar{W}$ bit is high, data in the register set by the address bits (A6:AO) will be read back on the SDO pin (see the Timing Diagrams). During a readback command the register is not updated and data on SDI is ignored.
The SDO pin is an open-drain output that pulls to ground with a $200 \Omega$ impedance. If register data is read back through SDO, an external 2 k pull-up resistor is required. If serial data is only written and readback is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 3 shows a map of the mode control registers.

## Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0 . To perform a software reset it is necessary to write 1 in register A0 (Bit D7). After the reset is complete, Bit D7 is automatically set back to zero. This register is WRITE-ONLY.

## GROUNDING AND BYPASSING

The LTC215X-12 requires a printed circuit board with a clean unbroken ground plane in the first layer beneath the ADC. A multilayer board with an internal ground plane is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the $V_{D D}, O V_{D D}, V_{C M}$ and $V_{\text {REF }}$ pins. Bypass capacitors must be located as close to the pins as possible. Size 0402 ceramic capacitors are recommended. The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

The analog inputs, encode signals and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

## HEAT TRANSFER

Most of the heat generated by the LTC215X-12 is transferred from the die through the bottom-side exposed pad and package leads onto the printed circuit board. For good electrical and thermal performance, the exposed pad must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.

## APPLICATIONS INFORMATION

Table 3. Serial Programming Mode Register Map (PAR/SER = GND). An " X " indicates an unused bit.
REGISTER AO: RESET REGISTER (ADDRESS OOh) WRITE-ONLY

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RESET | X | X | X | X | X | X | X |
| Bit 7 | RESET Software Reset Bit |  |  |  |  |  |  |
|  | $\begin{aligned} & 0=\text { Not Used } \\ & 1=\text { Software Reset. All mode control registers are reset to } 00 \mathrm{~h} . \text { This bit is automatically set back to zero after the reset is complete } \end{aligned}$ |  |  |  |  |  |  |
| Bits 6-0 | Unused bit. |  |  |  |  |  |  |

REGISTER A1: POWER-DOWN REGISTER (ADDRESS 01h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | SLEEP | NAP | 0 | 0 |
| Bits 7-4 | Unused, these bits are read back as 0 . |  |  |  |  |  |  |
| Bit 3 | SLEEP <br> $0=$ Normal Operation <br> 1 = Power Down Entire ADC |  |  |  |  |  |  |
| Bit 2 | NAP <br> 0 = Normal <br> 1 = Low Po |  |  |  |  |  |  |
| Bit 1-0 | Must be set to 0 . |  |  |  |  |  |  |

REGISTER A2: TIMING REGISTER (ADDRESS 02h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | X | X | X | CLKINV | CLKPHASE1 | CLKPHASE0 | DCS |

Bits 7-4 Unused, these bits are read back as 0.
Bit 3 CLKINV Output Clock Invert Bit
$0=$ Normal CLKOUT Polarity (as shown in the Timing Diagrams)
1 = Inverted CLKOUT Polarity
Bits 2-1 CLKPHASE1:CLKPHASEO Output Clock Phase Delay Bits
$00=$ No CLKOUT Delay (as shown in the Timing Diagrams)
$01=$ CLKOUT $^{+} /$CLKOUT ${ }^{-}$delayed by $45^{\circ}$ (Clock Period $-1 / 8$ )
$10=$ CLKOUT + /CLKOUT- delayed by $90^{\circ}$ (Clock Period • 1/4)
$11=$ CLKOUT $^{+}$CLKOUT - delayed by $135^{\circ}$ (Clock Period • $3 / 8$ )
Note: If the CLKOUT phase delay feature is used, the clock duty cycle stabilizer must also be turned on.
Bit 0
DCS Clock Duty Cycle Stabilizer Bit
$0=$ Clock Duty Cycle Stabilizer Off
1 = Clock Duty Cycle Stabilizer On

## APPLICATIONS INFORMATION

REGISTER A3: OUTPUT MODE REGISTER (ADDRESS 03h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | ILVDS2 | ILVDS1 | ILVDS0 | TERMON | OUTOFF |

Bits 7-5 Unused, these bits are read back as 0.
Bits 4-2 ILVDS2:ILVDSO LVDS Output Current Bits
$000=3.5 \mathrm{~mA}$ LVDS Output Driver Current
$001=4.0 \mathrm{~mA}$ LVDS Output Driver Current
$010=4.5 \mathrm{~mA}$ LVDS Output Driver Current
011 = Not Used
$100=3.0 \mathrm{~mA}$ LVDS Output Driver Current
$101=2.5 \mathrm{~mA}$ LVDS Output Driver Current
$110=2.1 \mathrm{~mA}$ LVDS Output Driver Current
$111=1.75 \mathrm{~mA}$ LVDS Output Driver Current
Bit $1 \quad$ TERMON LVDS Internal Termination Bit
0 = Internal Termination Off
1 = Internal Termination On. LVDS output driver current is $2 \times$ the current set by ILVDS2:ILVDS0
Bit 0 OUTOFF Digital Output Mode Control Bits
0 = LVDS DDR
1 = LVDS Tristate (High Impedance)
REGISTER A4: DATA FORMAT REGISTER (ADDRESS 04h)

| D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTTEST2 | OUTTEST1 | OUTESTO | ABP | 0 | DTESTON | RAND | TWOSCOMP |
| Bits 7-5 | OUTTEST2:OUTTESTO $\quad$ Digital Output Test Pattern Bits$000=$ All Digital Outputs $=0$$001=$ All Digital Outputs $=1$$010=$ Alternating Output Pattern. OF, D11-D0 alternate between 0000000000000 and 1111111111111$100=$ Checkerboard Output Pattern. OF, D11-D0 alternate between 0101010101010 and 1010101010101 |  |  |  |  |  |  |
| Bit 4 | ABP <br> Alternate Bit Polarity Mode Control Bit <br> 0 = Alternate Bit Polarity Mode Off <br> 1 = Alternate Bit Polarity Mode On |  |  |  |  |  |  |
| Bit 3 | Must be set to 0 . |  |  |  |  |  |  |
| Bit 2 | $\begin{aligned} & \text { DTESTON } \quad \text { Enable digital patterns (Bits 7-5) } \\ & 0=\text { Normal Mode } \\ & 1=\text { Enable the Digital Output Test Patterns } \end{aligned}$ |  |  |  |  |  |  |
| Bit 1 | RAND Data Output Randomizer Mode Control Bit <br> $0=$ Data Output Randomizer Mode Off <br> 1 = Data Output Randomizer Mode On |  |  |  |  |  |  |
| Bit 0 | TWOSCOMP Two's Complement Mode Control Bit $0=$ Offset Binary Data Format <br> 1 = Two's Complement Data Format |  |  |  |  |  |  |

## APPLICATIONS INFORMATION



Silkscreen Top


Inner Layer 1


Inner Layer 2



Inner Layer 4

Inner Layer 5



215210 F20
Bottom Layer

## TYPICAL APPLICATIONS

## LTC2152-12 Schematic



## PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.

## UJ Package

40-Lead Plastic QFN ( $6 \mathrm{~mm} \times 6 \mathrm{~mm}$ )
(Reference LTC DWG \# 05-08-1728 Rev Ø)


RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED


NOTE:

1. DRAWING IS A JEDEC PACKAGE OUTLINE VARIATION OF (WJJD-2)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE

MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20 mm ON ANY SIDE, IF PRESENT
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

## revision history

| REV | DATE | DESCRIPTION | PAGE NUMBER |
| :---: | :---: | :--- | :---: |
| A | $12 / 14$ | Changed pipeline latency to 6 <br> Updated G17, G37 and G57 | 5 and 15 |

## TYPICAL APPLICATION



LTC2152-12: 32K Point 2-Tone FFT, $\mathrm{f}_{\mathrm{IN}}=71 \mathrm{MHz}$ and $69 \mathrm{MHz}, 250 \mathrm{Msps}$


21521012 TА03b

## RELATGD PARTS

| PART NUMBER | DESCRIPTION | COMMENTS |
| :---: | :---: | :---: |
| ADCs |  |  |
| LTC2208 | 16-Bit, 130Msps, 3.3V ADC, LVDS Outputs | 1250mW, 77.7dB SNR, 100dB SFDR, 64-Lead QFN Package |
| LTC2157-14/LTC2156-14/ <br> LTC2155-14 | 14-Bit, 250Msps/210Msps/170Msps, 1.8V Dual ADC, DDR LVDS Outputs | 650mW/616mW/567mW, 70dB SNR, 90dB SFDR, 64-Lead QFN Package |
| $\begin{aligned} & \text { LTC2152-14/LTC2151-14/ } \\ & \text { LTC2150-14 } \end{aligned}$ | 14-Bit, 250Msps/210Msps/170Msps, 1.8V Dual ADC, DDR LVDS Outputs | $356 \mathrm{~mW} / 338 \mathrm{~mW} / 313 \mathrm{~mW}$, 70dB SNR, 90dB SFDR, 40-Lead QFN Package |
| LTC2262-14 | 14-Bit, 150Msps 1.8V ADC, Ultralow Power | 149mW, 72.8dB SNR, 88dB SFDR, DDR LVDS/DDR CMOS/CMOS Outputs, 40-Lead QFN Package |
| RF Mixers/Demodulators |  |  |
| LT ${ }^{\text {® }} 5517$ | 40MHz to 900MHz Direct Conversion Quadrature Demodulator | High IIP3: 21dBm at 800MHz, Integrated LO Quadrature Generator |
| LT5527 | 400MHz to 3.7 GHz High Linearity Downconverting Mixer | 24.5 dBm IIP3 at 900 MHz , 23.5 dBm IIP3 at $3.5 \mathrm{GHz}, \mathrm{NF}=12.5 \mathrm{~dB}$, $50 \Omega$ Single-Ended RF and LO Ports |
| LT5575 | 800MHz to 2.7GHz Direct Conversion Quadrature Demodulator | High IIP3: 28 dBm at 900 MHz , Integrated LO Quadrature Generator, Integrated RF and LO Transformer |
| Amplifiers/Filters |  |  |
| LTC6409 | 10GHz GBW, 1.1nV/ $\sqrt{H z}$ Differential Amplifier/ ADC Driver | 88dB SFDR at 100 MHz , Input Range Includes Ground 52mA Supply Current, $3 \mathrm{~mm} \times 2 \mathrm{~mm}$ QFN Package |
| LTC6412 | 800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier | Continuously Adjustable Gain Control, 35 dBm OIP3 at 240 MHz , 10dB Noise Figure, $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-24 Package |
| LTC6420-20 | 1.8GHz Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF | Fixed Gain 10V/V, 1nV/ $\sqrt{H z}$ Total Input Noise, 80 mA Supply Current per Amplifier, $3 \mathrm{~mm} \times 4 \mathrm{~mm}$ QFN-20 Package |
| Receiver Subsystems |  |  |
| LTM ${ }^{\text {® }}$ 9002 | 14-Bit Dual Channel IF/Baseband Receiver Subsystem | Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers |
| LTM9003 | 12-Bit Digital Pre-Distortion Receiver | Integrated 12-Bit ADC Down-Converter Mixer with 0.4GHz to 3.8 GHz Input Frequency Range |

