#### SN5495A, SN54LS95B SN7495A, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS SDLS128 - MARCH 1974 - REVISED MARCH 1988

SN5495A, SN54LS95B . . . J OR W PACKAGE

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION
'95A	36 MHz	195 mW
'LS95B	36 MHz	65 mW

#### description

These 4-bit registers feature parallel and serial inputs, parallel outputs, mode control, and two clock inputs. The registers have three modes of operation:

Parallel (broadside) load Shift right (the direction  $\Omega_A$  toward  $\Omega_D$ ) Shift left (the direction  $Q_D$  toward  $Q_A$ )

Parallel loading is accomplished by applying the four bits of data and taking the mode control input high. The data is loaded into the associated flip-flops and appears at the outputs after the high-to-low transition of the clock-2 input. During loading, the entry of serial data is inhibited.

Shift right is accomplished on the high-to-low transition of clock 1 when the mode control is low; shift left is accomplished on the high-to-low transition of clock 2 when the mode control is high by connecting the output of each flip-flop to the parallel input of the previous flip-flop ( $\Omega_{\Box}$  to input C, etc.) and serial data is entered at input D. The clock input may be applied commonly to clock 1 and clock 2 if both modes can be clocked from the same source. Changes at the mode control input should normally be made while both clock inputs are low; however, conditions described in the last three lines of the function table will also ensure that register contents are protected.

SN7495A N PACKAGE SN74LS95B D OR N PACKAGE									
(TOP VIEW)									
SER 1 14 VCC A 2 13 QA B 3 12 QB C 4 11 QC D 5 10 QD MODE 6 9 CLK 1 GND 7 8 CLK 2									
SN54LS95B FK PACKAGE (TOP VIEW)									
$\begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \begin{array}{c} \\ \\ \\ \end{array}\end{array} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} $									

NC - No internal connection

AODE

GND NC CLK 2 CLK 1

			INPUTS					OUTPUTS				
MODE	CLOCKS		OCDIAL	PARALLEL				0.0	۵c	٥D		
CONTROL	2 (L)	1 (R)	SERIAL	A	B	С	D	0 <sub>A</sub>	QB	<u>u</u> c	~D	
н	н	x	×	X	х	х	x	Q <sub>A0</sub>	Q <sub>BO</sub>	QC0	0 <sub>D0</sub>	
н	+	х	x	а	b	с	d	а	b	с	d	
н	1 +	х	×	QBt	Q <sub>C</sub> †	QDt	d	Q <sub>Bn</sub>	۵ <sub>Cn</sub>	QDn	d	
L	L	н	×	x	х	x	х	QAO	0 <sub>B0</sub>	QC0	QDO	
L	x	4	н	x	х	х	х	н	QAn	QBn	QCu	
L	x	Ŧ	ι .	x	x	x	x	L	QAn	QBn	QCn	
t	L	L	×	x	х	х	x	QAO	0 <sub>BO</sub>	a <sub>co</sub>	Q <sub>D0</sub>	
Ļ	L	L	×	x	X	x	х	QAO	Q <sub>B0</sub>	QC0	QDO	
4	L	н	×	x	х	x	х	0 <sub>A0</sub>	Q <sub>BO</sub>	a <sub>co</sub>	QDO	
t	н	L	x	x	x	х	x	0 <sub>A0</sub>	QBO	QC0	Q <sub>D0</sub>	
t	н	н	x	x	x	x	х	0 <sub>A0</sub>	0 <sub>B0</sub>	QC0	Q <sub>D0</sub>	

#### FUNCTION TABLE

<sup>†</sup>Shifting left requires external connection of  $\Omega_B$  to A,  $\Omega_C$  to B, and  $\Omega_D$  to C. Serial data is entered at input D. H = high level (steady state), L = low level (steady state), X = irrelevant (any input, including transitions)

1 = transition from high to low level, 1 = transition from low to high level

a, b, c, d = the level of steady-state input at inputs A, B, C, or D, respectively.

 $\Omega_{A0}$ ,  $\Omega_{B0}$ ,  $\Omega_{C0}$ ,  $\Omega_{D0}$  = the level of  $\Omega_A$ ,  $\Omega_B$ ,  $\Omega_C$ , or  $\Omega_D$ , respectively, before the indicated steady-state input conditions were established.  $Q_{An}$ ,  $Q_{Bn}$ ,  $Q_{Cn}$ ,  $Q_{Dn}$  = the level of  $Q_A$ ,  $Q_B$ ,  $Q_C$ , or  $Q_D$ , respectively, before the most-recent 1 transition of the clock.




Copyright © 1988, Texas Instruments Incorporated

## SN5495A, SN54LS95B SN7495A, SN74LS95B **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**


SDLS128 - MARCH 1974 - REVISED MARCH 1988

#### logic symbol<sup>†</sup>




<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

#### logic diagram (positive logic)







#### schematics of inputs and outputs

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN54'	SN54LS'	SN74'	SN74LS'	UNIT	
Supply voltage, V <sub>CC</sub> (see Note 1)	7	7	7	7	V	
Input voltage	5.5	7	5.5	7	v	
Interemitter voltage (see Note 2)	5.5		5.5		v	
Operating free-air temperature range	- 55	- 55 to 125 0 to 70		to 70	°C	
Storge temperature range	- 65	- 65 to 150		-65 to 150		

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter input transistor. This rating applies between the clock-2 input and the mode control input of the '95A.



### SN5495A, SN54LS95B SN7495A, SN74LS95B 4-BIT PARALLEL-ACCESS SHIFT REGISTERS

SDLS128 - MARCH 1974 - REVISED MARCH 1988

#### recommended operating conditions

	SN5495A			SN7495A			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-800			-800	μA
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		25	0		25	MHz
Width of clock pulse, tw(clock) (See Figure 1)	20			20			រាទ
Setup time, high-level or low-level data, tsu (See Figure 1)	15			15			ns
Hold time, high-level or low-level data, th (See Figure 1)	0			0			ns
Time to enable clock 1, tenable 1 (See Figure 2)	15			15			ns
Time to enable clock 2 (See Figure 2)	15			15			กร
Time to inhibit clock 1, tinhibit 1 (See Figure 2)	5			5			ns
Time to inhibit clock 2, tinhibit 2 (See Figure 2)	5			5			ns
Operating free-air temperature, TA	-55		125	0		70	°C

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				5	SN5495	A	SN7495A			
	PARAM	ETER	TEST CONDITIONS <sup>†</sup>	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input volta	age		2			2			V
VIL	and the second sec					0.8			0.8	V
VIK			$V_{CC} = MIN, I_1 = -12 mA$			-1.5			-1.5	V
			$V_{CC} = MIN, V_{IH} = 2V,$		2.4		24	3.4		v
∨он	OH High-level output voltage		$V_{1L} = 0.8 V$ , $I_{OH} = -800 \mu A$	2.4 3.4			2.4	3.4		v
			$V_{CC} = MIN, V_{IH} = 2 V,$	0.2		0.4		0.2	0.4	v
VOL	Low-level output vol	tage	V <sub>1L</sub> = 0.8 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	, v
4	Input current at		V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V			1			1	mA
•	maximum input volt									<b> </b>
	High-level	Serial, A, B, C, D,				40			40	
ЧH	input current	Clock 1 or 2	$V_{CC} = MAX, V_1 = 2.4 V$				ļ			μA
	input current	Mode control				80			80	
	1	Serial, A, B, C, D,				-1.6			1.6	
hΕ.	Low-level	Clock 1 or 2	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V			-1.0				mA
	input current	Mode control	1			-3.2			-3.2	
los	Short-circuit output current §		V <sub>CC</sub> = MAX	-18		-57	-18		-57	mA
1cc	Supply current	······································	V <sub>CC</sub> = MAX, See Note 3		39	63		39	63	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

§ Not more than one output should be shorted at a time.

NOTE 3: I<sub>CC</sub> is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

#### switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$

PARAMETER	TEST CONDITIONS	MIN	түр	MAX	UNIT
f <sub>max</sub> Maximum clock frequency	$C_{1} = 15  \text{pF},  R_{1} = 400  \Omega,$	25	36		MHz
tPLH Propagation delay time, low-to-high-level output from clock	- See Figure 1		18	27	ns
tPHL Propagation delay time, high-to-low-level output from clock			21	32	ns



# SN5495A, SN54LS95B SN7495A, SN74LS95B **4-BIT PARALLEL-ACCESS SHIFT REGISTERS** SDLS128 - MARCH 1974 - REVISED MARCH 1988

#### recommended operating conditions

	SI	SN54LS95B			SN74LS95B			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V	
High-level output current, IOH			-400			-400	μA	
Low-level output current, IOL			4			8	mA	
Clock frequency, fctock	0		25	0		25	MHz	
Width of clock pulse, tw(clock) (see Figure 1)	20			20			ns	
Setup time, high-level or low-level data, tsu (see Figure 1)	20			20			ns	
Hold time, high-level or low-level data, th (see Figure 1)	20			10			ns	
Time to enable clock 1, tenable 1 (see Figure 2)	20			20			ns	
Time to enable clock 2, tenable 2 (see Figure 2)	20			20			ns	
Time to inhibit clock 1, tinhibit 1 (see Figure 2)	20			20			ns	
Time to inhibit clock 2, tinhibit 2 (see Figure 2)	20			20			ns	
Operating free-air temperature, TA	-55		125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			- 4	St	<b>V54LS9</b>	58	SN74LS95B			UNIT
	PARAMETER	TEST CO	NDITIONS	MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
ViH	High-level input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	1 <sub>1</sub> = -18 mA			-1.5			-1.5	V
	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -400 μA	2.5	3.4		2.7	3.4		v
		V <sub>CC</sub> = MIN,	10L = 4 mA		0.25	0.4		0.25	0.4	
VOL	Low-level output voltage	ege VIH = 2 V, VIL = VIL max	1 <sub>OL</sub> = 8 mA					0.35	0.5	
lj –	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 7 V			0.1			0.1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			20			20	μA
μL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-0.4			-0.4	<u> </u>
los	Short-circuit output current \$	V <sub>CC</sub> = MAX		-20		-100	20		-100	mA
	Supply current	$V_{CC} = MAX,$	See Note 3		13	21		13	21	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25 °C$ .

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: ICC is measured with all outputs and serial input open; A, B, C, and D inputs grounded; mode control at 4.5 V; and a momentary 3 V, then ground, applied to both clock inputs.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C


PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f <sub>max</sub> Maximum clock frequency	$C_{1} = 15  \rho E_{1} = 2  k \Omega_{1}$	25	36		MHz
tpi H Propagation delay time, low-to-high-level output from clock			18	27	ns
tpHL Propagation delay time, high-to-low-level output from clock	See Figure 1		21	32	ns



## SN5495A, SN54LS95B SN7495A, SN74LS95B **4-BIT PARALLEL-ACCESS SHIFT REGISTERS**

SDLS128 - MARCH 1974 - REVISED MARCH 1988

#### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. Input pulses are supplied by a generator having the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns, and  $Z_{out} \approx 50 \Omega$ . For the data pulse generator, PRR = 500 kHz; for the clock pulse generator, PRR = 1 MHz. When testing  $f_{max}$ , vary PRR. For '95A,  $t_w(data)$  $\geq$  20ns, t<sub>w(clock)</sub>  $\geq$  15 ns. For 'LS95B, t<sub>w(data)</sub>  $\geq$  20 ns, t<sub>w(clock)</sub>  $\geq$  15 ns.
  - B. CL includes probe and jig capacitance.
  - C. All diodes are 1N3064 equivalent.
  - D. For '95A,  $V_{ref}$  = 1.5 V; for 'LS95B,  $V_{ref}$  = 1.3 V.

#### VOLTAGE WAVEFORMS **FIGURE 1-SWITCHING TIMES**



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. Input is at a low level.

B. For '95A,  $V_{ref} = 1.5 V$ ; for 'LS958,  $V_{ref} = 1.3 V$ .

VOLTAGE WAVEFORMS FIGURE 2-CLOCK ENABLE/INHIBIT TIMES





11-Apr-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing		Qty	(2)		(3)		(4)	
SN5495AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SN7495AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN7495AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	0 to 70		
SN7495AN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN7495AN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN74LS95BD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS95BD	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS95BDR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS95BDR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI	0 to 70		
SN74LS95BN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SN74LS95BN	OBSOLETE	PDIP	Ν	14		TBD	Call TI	Call TI	0 to 70		
SNJ5495AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5495AJ	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5495AW	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI	-55 to 125		
SNJ5495AW	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI	-55 to 125		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

# PACKAGE OPTION ADDENDUM

11-Apr-2013

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN5495A, SN7495A :

- Catalog: SN7495A
- Military: SN5495A

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within MIL STD 1835 GDFP1-F14



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated